




REVISIONS					
LTR	DESCRIPTION	DR	CHK	APPRO	DATE
A	RELEASE	GLR		6/19/91	

- NOTES: UNLESS OTHERWISE SPECIFIED:
1. ALL RESISTERS ARE IN OHMS, 1/4W, 5%
 2. ALL CAPACITORS ARE 50V.
 3. ALL DIODES ARE 1N4148.
 4. LAST REFERENCE DESIGNATOR USED:
U135, J26, C183, Y1, R244, E1
CR14, DS4, JP6, SW2, TP13, K1, Q1
 5. POWER AND GROUND:
- | REF. DES. | GND | +5V |
|-----------------------|--------|--------|
| U37-40, 42, 45 | 7 | 14 |
| U41, 43, 44, 90, 93, | 8 | 16 |
| 97, 98, 100, 111, 112 | 10 | 20 |
| U50, 63-65, 91 | 14 | 28 |
| 92, 95, 96, 113 | 16, 53 | 14, 49 |
| U60, 61 | | |
6. UNUSED REFERENCE DESIGNATORS
R107 - R199
 7. $\downarrow$ = DIGITAL GROUND
 8. INSTALL THIS RESISTOR IF THE 68000 IS INSTALLED.
 9. INSTALL THIS RESISTOR IF THE 68030 IS INSTALLED.

Note: The following configurations are valid for the PROM jumpers:


27556, JP4 (open)
27512, JP4 (1 to 2)

Note: The POWER ON initialization routine must provide a delay of 130 usec prior to using the dynamic memory. This delay insures that the memory's receive at least 8 CAS before RAS cycles before they are used.


Note: The Kernel test plug will not work with most emulators. The input buffers in most emulators increase the loading such that the resistors cannot force the Move instruction on the bus properly.


Note: Any 68000 emulator which is used with this board must support continuous Address Strobe, otherwise the DRAM will NOT be refreshed.

DATE	1/4/91	DATA I/O CORPORATION		REDMOND, WASH.
DRAWN:	Gerald Ryder	TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.		
CHECKED:	Ken Linder	SIZE	FSCM NO.	DRAWING NO.
MECH. CHK:	6-27-91	D	54193	30-701-2313
WFG. CHK:	6-27-91	SCALE: NONE	CR: 6/27/91	SHEET 1 OF 9




DRAWN: Gerald Ryder	DATE: 1/4/91	DATA I/O CORPORATION REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.	
ELEC CHK:		SIZE: D	FSCM NO. 54193
MECH CHK:		DRAWING NO. 30-701-2313	
MFG CHK:			
QUAL ASSUR:		SCALE: NONE	SHEET 2





THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder	DATE: 1/4/91	DATA I/O CORPORATION		REDMOND, WASH.
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.		
ELEC CHK:		SIZE D	FSCM NO. 54193	DRAWING NO. 30-701-2313
MECH CHK:				
MFG CHK:				
QUAL ASSUR:		SCALE: NONE	SHEET 4	



REVISIONS					
LTR	DESCRIPTION	DR	CHK	APPRD	DATE
A	RELEASE	GLR			6/19/91



REF. DES.	GND	+5V
U31-35, U80-U89, U55-U59	18	9

THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder		DATE: 1/4/91		DATA I/O CORPORATION		REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.					
ELEC CHK:							
MECH CHK:							
MFG CHK:							
QUAL ASSUR:		SIZE D	FSCM NO. 54193	DRAWING NO. 30-701-2313			
		SCALE: NONE		SHEET 6			

8

7

6

5

4

3

2

REVISIONS

LTR	DESCRIPTION	DR	CHK	APPROD	DATE
A	RELEASE	GLR			6/19/91

TEST POINTS

Note: The test points shown below are located immediately next to the power connector, along front edge.

Note: The ground test point shown below is located directly below the 68000.

Note: Locate R233 near U30 (left hand side) install to short AGND to GND at this location.

POWER SUPPLY CONNECTOR

THIS RESISTOR MAINTAINS CURRENT THROUGH THE CONNECTOR TO KEEP THE CONTACT CLEAN. THE POWER SUPPLY SHALL SOURCE 1.0 MA AT 2.7 VOLTS WHILE POWER IS VALID.

NOTE: THIS CAPACITOR IS USED TO DECREASE THE CURRENT SPIKE GENERATED BY PLUGGING IN THE PSM.

PD 8.88

Notes:

- 1) DGND (digital ground) is tied to PSND (programming ground) and at the power connector.
- 2) AGND is a sense line of the OUT ground used on the waveform board.

POWER AND GROUND:

REF. DES.	GND	+5V
U68, 73, 99	7	14
U20, 22, 45-47, 101	10	20

- 3) = PROGRAMMING GROUND
 = DIGITAL GROUND

NOTE: ABOVE CIRCUIT IS FOR ESD PROTECTION

THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder	DATE 1/4/91	DATA I/O CORPORATION REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.	
ELEC CHK:		SIZE D	FSCM NO. 54193
MECH CHK:		DRAWING NO. 30-701-2313	
MFG CHK:			
QUAL ASSUR:		SCALE: NONE	SHEET 7

FPD 5.03
PPD 5.42

8

7

6

5

4

3

2

1

REVISIONS

LTR	DESCRIPTION	DR	CHK	APPRO	DATE
A	RELEASE	GLR			6/19/91

