

REVISIONS

LTR	DESCRIPTION	DR	CHK	APPRO	DATE
A	RELEASE	GLR		<i>[Signature]</i>	6/19/91

- NOTES: UNLESS OTHERWISE SPECIFIED:
1. ALL RESISTORS ARE IN OHMS, 1/4W, 5%
 2. ALL CAPACITORS ARE 50V.
 3. ALL DIODES ARE 1N4148.
 4. LAST REFERENCE DESIGNATOR USED: U135, J26, C183, Y1, R244, E1 CR14, DS4, JP6, SW2, TP13, K1, Q1
 5. POWER AND GROUND:
- | REF. DES. | GND | +5V |
|-----------------------|--------|--------|
| U37-40, 42, 46 | 7 | 14 |
| 67, 68, 78, 99, 110 | 8 | 16 |
| 97, 98, 100, 111, 112 | 10 | 20 |
| U50, 63-65, 91 | 14 | 28 |
| U62 | 16, 53 | 14, 49 |
6. UNUSED REFERENCE DESIGNATORS R107 - R199
 7. \downarrow = DIGITAL GROUND
 8. INSTALL THIS RESISTOR IF THE 68000 IS INSTALLED.
 9. INSTALL THIS RESISTOR IF THE 68030 IS INSTALLED.

Note: The following configurations are valid for the PROM jumpers:

- 27556, JP4 (open)
- 27512, JP4 (1 to 2)

Note: The POWER ON initialization routine must provide a delay of 130 usec prior to using the dynamic memory. This delay insures that the memory's receive at least 9 CAS before RAS cycles before they are used.

Note: The Kernel test plug will not work with most emulators. The input buffers in most emulators increase the loading such that the resistors cannot force the Moved instruction on the bus properly.

Note: Any 68000 emulator which is used with this board must support continuous Address Strobe, otherwise the DRAM will NOT be refreshed.


THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder CHECKED: <i>[Signature]</i> MECH CHK: <i>[Signature]</i> DATE: 6-27-91 DATE: 6-27-91 DATE: 6-27-91	DATE: 1/4/91 TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD. SIZE: D FSCM NO.: 54193 DRAWING NO.: 30-701-2313 SCALE: NONE SHEET 1 OF 9	DATA I/O CORPORATION REDMOND, WASH.
---	---	--

P/N: 701-2313-002

REVISIONS

LTR	DESCRIPTION	DR	CHK	APPRD	DATE
A	RELEASE	GLR			6/19/91



POWER AND GROUND:


REF. DES.	GND	+5V
U53, 78, 110, 109, 120, 74	7	14
U19, 26, 52, 71, 27, 54, 72, 108	8	16
U11, 24, 17, 28, 49, 70, 104	10	20
U25, 29	12	24
U51, 79, 69	8	16

THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder	DATE: 1/4/91	DATA I/O CORPORATION REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.	
ELEC CHK:		SIZE: D	DRAWING NO.: 30-701-2313
MECH CHK:		FSCM NO.: 54193	
MFG CHK:		SCALE: NONE	
QUAL ASSUR:		SHEET 3	

REVISIONS

LTR	DESCRIPTION	OR	CHK	APPRD	DATE
A	RELEASE	GLR			6/19/91



POWER AND GROUND:

REF. DES.	GND	+5V
U4, 5, 40, 116	7	14
U77, 118	8	16
U9, 10, 15, 16, 21, 23, 48, 113	10	20


BUS TERMINATION
 Note: R1, R2 shown above are located at the far end of the IPO bus

THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder	DATE 1/4/91	DATA I/O CORPORATION REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.	
ELEC CHK:		SIZE D	FSCM NO. 54193
MECH CHK:		DRAWING NO. 30-701-2313	
MFG CHK:			
QUAL ASSUR:		SCALE: NONE	SHEET 5


REVISIONS

LTR	DESCRIPTION	OR	CHK	APPRD	DATE
A	RELEASE	GLR			6/19/91



POWER AND GROUND:

REF. DES.	GND	+5V
U31-35, U80-U89, U55-U59	18	9



THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder	DATE 1/4/91	DATA I/O CORPORATION REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.	
ELEC CHK:		SIZE D	FSCM NO. 54193
MECH CHK:		DRAWING NO. 30-701-2313	
MFG CHK:		SCALE: NONE	SHEET 6
QUAL ASSUR:			

REVISIONS

LTR	DESCRIPTION	DR	CHK	APPRD	DATE
A	RELEASE	GLR			6/19/91

TEST POINTS

Note: The test points shown below are located immediately next to the power connector, along front edge.


Note: The ground test point shown below is located directly below the 68000.

Note: Locate R233 near U30 (Left hand side) Install to short AGND to GND at this location.

THIS RESISTOR MAINTAINS CURRENT THROUGH THE CONNECTOR TO KEEP THE CONTACT CLEAN. THE POWER SUPPLY SHALL SOURCE 1.0 MA AT 2.7 VOLTS WHILE POWER IS VALID.

NOTE: THIS CAPACITOR IS USED TO DECREASE THE CURRENT SPIKE GENERATED BY PLUGGING IN THE PSM.

NOTE: ABOVE CIRCUIT IS FOR ESD PROTECTION




- Notes:
- DGND (digital ground) is tied to PSM (programming ground) and at the power connector.
 - AGND is a sense line of the OUT grounds used on the waveform board.
- POWER AND GROUND:
- | REF. DES. | GND | +5V |
|---------------------|-----|-----|
| U6B, 73, 99 | 7 | 14 |
| U20, 22, 45-47, 101 | 10 | 20 |
- Legend:
- ⬇ = PROGRAMMING GROUND
 - ⬇ = DIGITAL GROUND

THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder	DATE: 1/4/91	DATA I/O CORPORATION REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.	
ELEC CHK:		SIZE: D	FSCM NO.: 54193
MECH CHK:		DRAWING NO.: 30-701-2313	
MFG CHK:		SCALE: NONE	SHEET 7
QUAL ASSUR:			


REVISIONS

LTR	DESCRIPTION	DR	CHK	APPRO	DATE
A	RELEASE	GLR			6/19/91



POWER AND GROUND:

REF. DES.	GND	+5V
U30	12	3



PD 7.C2

IPD 5.03

68K 1.B2

REF2.5

THIS DOCUMENT CONTAINS INFORMATION CONSIDERED PROPRIETARY, AND SHALL NOT BE REPRODUCED WHOLLY OR IN PART, NOR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF DATA I/O CORP.

DRAWN: Gerald Ryder	DATE 1/4/91	DATA I/O CORPORATION REDMOND, WASH.	
CHECKED:		TITLE: SCHEMATIC DIAGRAM, UNISITE CONTROLLER BD.	
ELEC CHK:		SIZE D	FSCM NO. 54193
MECH CHK:		DRAWING NO. 30-701-2313	
MFG CHK:		SCALE: NONE	SHEET 8
QUAL ASSUR:			

