## Z80 ASSEMBLY LANGUAGE PROGRAMMING MANUAL

Copyright© 1977 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses

## TABLE OF CONTENTS

I. INTRODUCTION ..... 1
II. SPECIFICATION OF Z80 ASSEMBLY LANGUAGE
A. THE ASSEMBLY LANGUAGE ..... 2
B. OPERANDS ..... 4
C. RULES FOR WRITING ASSEMBLY STATEMENTS (SYNTAX) ..... 6
D. ASSEMBLY LANGUAGE CONVENTIONS ..... 7
E. ASSEMBLER COMMANDS ..... 13
III. MACROS ..... 15
IV. SUBROUTINES ..... 18
V. Z80 CPU FLAGS ..... 20
VI. Z80 INSTRUCTION SET ..... 24
INSTRUCTION INDEX ..... 275
APPENDIX:
A. ERROR MESSAGES ..... 280
C. INSTRUCTION SORT LISTING (ALPHABETICAL) ..... 284
C. INSTRUCTION SORT LISTING (NUMERICAL) ..... 290

Z 80 ASSEMBLY LANGUAGE PROGRAMMING MANUAL

## INTRODUCTION:

The assembly language provides a means for writing a program without having to be concerned with actual memory addresses or machine instruction formats. It allows the use of symbolic addresses to identify memory locations and mnemonic codes (opcodes and operands) to represent the instructions themselves. Labels (symbols) can be assigned to a particular instruction step in a source program to identify that step as an entry point for use in subsequent instructions. Operands following each instruction represent storage locations, registers, or constant values. The assembly language also includes assembler directives that supplement the machine instruction. A pseudo-op, for example, is a statement which is not translated into a machine instruction, but rather is interpreted as a directive that controls the assembly process.

A program written in assembly language is called a source program. It consists of symbolic commands called statements. Each statement is written on a single ine and may consist of from one to four entries: A label field, an operation field, an operand field and a comment field. The source program is processed by the assembler to obtain a machine language program (object program) that can be executed directly by the $\mathrm{Z} 80-\mathrm{CPU}$.

Zilog provides several different assemblers which differ in the features offered. Both absolute and relocatable assemblers are available with the Development and Microcomputer systems. The absolute assembler is contained in base level software operating in a 16 K memory space while the relocating assembler is part of the RIO environment operating in a 32 K memory space.

## A. THE ASSEMBLY LANGUAGE

The assembly language of the $Z 80$ is designed to minimize the number of different opcodes corresponding to the set of basic machine operations and to provide for a consistent description of instruction operands. The nomenclature has been defined with special emphasis on mnemonic value and readability.

The movement of data is indicated primarily by a single opcode, $L D$ for example, regardless of whether the movement is between different registers or between registers and memory locations.

The first operand of an LD instruction is the destination of the operation, and the second operand is the source of the operation. For example:

LD A, B
indicates that the contents of the second operand, register $B$, are to be transferred to the first operand, register A. Similariy,

LD C, 3FH
1ndicates that the constant 3 FH is to be loaded into the register C. In addition, enclosing an operand wholly in parentheses indicates a memory location addressed by the contents of the parentheses. For example,

LD HL, (1200)
indicates the contents of memory locations 1200 and 1201 are to be loaded into the $16-b i t$ register pair HL. Similarly,

$$
\text { LD }(\mathrm{IX}+6), \mathrm{C}
$$

indicates the contents of the register $C$ are to be stored in the memory location addressed by the current value of the l6-bit index register IX plus 6.

The regular formation of assembly instructions minimizes the number of memonics and format rules that the user must learn and manipulate. Additionally, the resulting programs are easier to interpret which in turn reduces programming errors and improves the maintainability of the software.

## B. OPERANDS

Operands modify the opcodes and provide the information needed by the assembler to perform the designated operation.

Certain symbolic names are reserved as key words in the assembly language operand fields. They are:

1) The contents of 8-bit registers are specified by the character corresponding to the register names. The register names are $A, B, C, D, E, H, L, I, R$.
2) The contents of 16 -bit double registers and register pairs consisting of two 8-bit registers are specified by the two characters corresponding to the register name or register pair. The names of double registers are IX,IY and SP. The names of registers pairs are $A F, B C, D E$ and HL.
3) The contents of the auxiliary register pairs consisting of two 8-bit registers are specified by the two characters corresponding to the register pair names followed by an apostrophe. The auxiliary register pair names are $A F^{\prime}, \mathrm{BC}^{\circ}, \mathrm{DE}^{\prime}$ and HL'. Only the pair AF' is actually allowed as an operand, and then only in the EX AF, AF' instruction.
4) The state of the four testable flags is specified as follows:

ON CONDITION
OFF
CONDITION
Carry
C
NC
Zero
Sign
Parity
Z
M (minus)
PE (even)
NZ
P (plus)
PO (odd)

## OPERAND NOTATION

The following notation is used in the description of the assembly language:

1) $r$ specifies any one of the following registers: A, B, C, D, E, H, L.
2) (HL) specifies the contents of memory at the location addressed by the contents of the register pair HL.
3) n specifies a one-byte expression in the range (0 to 255) nn specifies a two-byte expression in the range ( 0 to 65535).
4) d specifies a one-byte expression in the range (-128,127).
5) ( $n$ n) specifies the contents of memory at the location addressed by the two-byte expression nn.
6) b specifies an expression in the range $(0,7)$.
7) e specifies a one-byte expression in the range (-126, 129).
8) cc specifies the state of the Flags for conditional JR, JP, CALL and RET instructions.
9) qq specifies any one of the register pairs $\mathrm{BC}, \mathrm{DE}, \mathrm{HL}$ or AF .
10) ss specifies any one of the following register pairs: BC,DE,HL,SP.
11) pp specifies any one of the following register pairs: BC,DE,IX,SP.
12) rr specifies any one of the following register pairs: BC,DE,IY,SP.
13) s specifies any of $r, n,(H L),(I X+d),(I Y+d)$.
14) dd specifies any one of the following register pairs: $B C, D E, H L, S P$.
15) m specifies any of $r,(H L),(I X+d),(I Y+d)$.

## C. RULES FOR WRITING ASSEMBLY STATEMENTS (SYNTAX)

An assembly language program (source program) consists of labels, opcodes, operands, comments and pseudo-ops in a sequence which defines the user's program.

There are 74 generic opcodes (such as LD), 25 operand key words (such as A), and 694 legitimate combinations of opcodes and operands in the 280 instruction set.

ASSEMBLER STATEMENT FORMAT:

Statements are always written in a particular format. A typical Assembler statement is shown below:
$\begin{array}{llll}\text { LABEL } & \text { OPCODE } & \text { OPERANDS } & \text { COMMENT } \\ \text { LOOP: } & \text { LD } & \text { HL,VALUE } & \text {;GET VALUE }\end{array}$
In this example, the label, LOOP, provides a means for assigning a specific name to the instruction LOAD (LD), and is used to address the statement in other statements. The operand field contains one or two entries separated by one or more commas, tabs or spaces. The comment field is used by the programmer to quickly identify the action defined by the statement. Comments must begin with a semicolon and labels must be terminated by a colon, unless the label starts in column No. 1.

## LABELS

A label is a syabol representing up to 16 bits of information and is used to specify an address or data. By using labels effectively, the user can write assenbly language programs more rapidly and make fewer errors. If the programer attempts to use a symbol that has been defined as greater than 8 bits for an 8-bit data constant, the assembler will generate an error message.

A label is conposed of a string of one or more characters, of which the first six must be unique. For exanple, the labels 'longname' and 'longnamealso' will be considered to be the same label. The first character must be alphabetic and any following characters aust be either alphanumeric, the question mark (?) or the under bar character (_). Any other characters within a label will cause an error. A label can start in any column if imnediately followed by a colon. It does not require a colon if started in colum one.

The asserabler maintains a location counter to provide addresses for the symbols in the label field. When a symbol is found in the label field, the assembler places the symbol and the corresponding location counter value in a symbol table.

The symbol table normally resides in RAM, but it will automatically overflow to disk, so there is no limit to the number of labels that can be processed.

## EXPRESSIONS

An expression is an operand entry consisting of either a single term (unary) or a combination of terms (binary). It contains a valid series of constants, variables and functions that can be connected by operation symbols. The Z80 Assembler will accept a wide range of expressions involving arithmetic and logical operations. The assembler will evaluate all expressions from left to right in the order indicated in the table below:

| OPERATOR | FUNCTION P | PRIORITY |
| :---: | :---: | :---: |
| + | UNARY PLUS | 1 |
| - | UIVARY IIINUS | 1 |
| .NOT. or 1 | LOGICAL NOT | 1 |
| . RES. | RESULT | 1 |
| ** | EXPONEHTIATION | 2 |
| * | MULTIPLICATION | 3 |
| 1 | DIVISION | 3 |
| .1100. | HODULO | 3 |
| . SHR. | LOGICAL SHIFT RIGHT | 3 |
| . SHL. | LOGICAL SHIFT LEFT | 3 |
| + | ADDITION | 4 |
| - | SUBTRACtion | 4 |
| . AND. or \& | LOGICAL AND | 5 |
| . OR. or $\uparrow$ | LOGICAL OR | 6 |
| . XOR . | LOGICAL XOR | 6 |
| -EQ. or $=$ | EQUALS | 7 |
| .GT. or > | GREATER THAN | 7 |
| .LT. or < | LESS THAN | 7 |
| .UGT. | UNSIGNED GREATER THAN | N 7 |
| .ULT. | UNSIGNED LESS THAN | 7 |

Parenthesis can be used to ensure correct expression evaluation. Note, however, that enclosing an expression wholly in parenthesis indicates a memory address.

Delimiters such as spaces or commas are not allowed within an expression since they serve to separate the expression from other portions of the statement.

16-bit integer arithmetic is used throughout.
Note that the negative of an expression can be formed by a preceding minus sign -. For example:

$$
\text { LD } H L,-0 E A 9 H .
$$

The five comparison operators (.EQ., .GT., .LT., .UGT. and.ULT.) will evaluate to a logical True (all ones) if the comparison is true logical False (zero) otherwise. The operators .GT. and .LT. deal with signed numbers whereas .UGT. and .ULT. assume unsigned arguments.

The Result operator (.RES.) causes overflow to be
suppressed during evaluation of its argument, thus overflow is not flagged with an error message.

For example:
LD BC,7FFFH+1 would cause an error message, whereas LD BC, .RES.(7FFFH+1) would not.

The Modulo operator (.MOD.) is defined as:
X.MOD.Y. $=X-Y *(X / Y)$ where the division (X/Y) is integer division.

The Shift operator (.SHR.,. SHL.) shifts the first argument right or left by the number of positions given in the second argument. Zeros are shifted into the high-order or low-order bits, respectively.

In specifying relative addressing with either the JR (Jump Relative) or DJNZ (Decrement and Jump if Not Zero) instructions, the Assembler automatically subtracts the value of the next instruction's reference counter from the value given in the operand field to form the relative address for the jump instruction. For example:

JR C, LOOP
will jump relative to the instruction labeled Loop if the Carry flag is set. The limits on the range of a relative address is 128 bytes in either direction from the reference counter of the next instruction. An error message will be generated if this range is exceeded.

The symbol $\$$ is used to represent the value of the reference counter of the current instruction, and can be used in general expressions. An expression which evaluates to a displacement in the range $\langle-126,+129\rangle$ can be added to the reference counter to form a relative address. For example:

JR C, \$+5
will junp relative to the instruction which is 5 bytes beyond the current instruction.

## PSEUDO-OPS (ASSEMBLER DIRECTIVES)

There are several pseudo-ops which the various Zilog assemblers will recognize. These assembler directives, although written much like processor instructions, are commands to the assembler instead of to the processor. They direct the assembler to perform specific tasks during the assembly process but have no meaning to the $Z 80$ processor. These assembler pseudo-ops are:

| ORG | n n | Sets address reference counter to the value nn. |
| :---: | :---: | :---: |
| EQU | $\mathrm{n} \mathbf{n}$ | Sets value of a label to nn in the program: can occur only once for any 1 abel. |
| DEFL | n n | Sets value of a label to $n n$ and can be repeated in the program with different values for the same 1 abel . |
| END |  | Signifies the end of the source program so that any following statement will be ignored. If there is no end statement, then the end-of-file mark in the last source file will designate the end of the source program. |
| DEFB | n | Defines the contents of a byte at the current reference counter to be n. |
| DEFB | $\prime$ 's' | Defines the content of one byte of memory to be the ASCII representation of character s. |
| DEFW | n n | Defines the contents of a two-byte word to be nn. The least significant byte is located at the current reference counter while the most significant byte is located at the reference counter plus one. |
| DEFS | nn | Reserves nn bytes of memory <br> starting at the current value of the reference counter. |



Pseudo-ops are assembled exactly like executable instructions, and may be preceded by a $1 a b e 1$ and followed by a comment. (The label is required for EQU, DEFL and HACR pseudo-ops.) In the above pseudo-op definitions, the reference counter corresponds to the program counter and is used to assign and calculate machine-language addresses for the object file.

## CONDITIONAL PSEUDO-OPS

Conditional pseudo-ops provide the programmer with the capability to conditionally include or not include portions of his source code in the assembly process. Conditional pseudo-ops are:

COND nn Evaluates expression nn. If the expression is true (non-zero); the COND pseudo-op is ignored. If the expression is false (zero), the assembly of subsequent statements is disabled. COND pseudo-ops cannot be nested.

ENDC Re-enables assembly of subsequent statements.

## DELIIIITERS

A delimiter is used to specify the bounds of a certain related group of characters in a source program. The delimiters recognized by the assembler are commas or spaces. A delimiter cannot
occur within an expression.

## COMMENTS

Comments are not a functional part of an assembly program, but instead are used for program documentation to add clarity, and to facilitate software maintenance. A comment is defined as any string following a semicolon in a line, and is ignored by the assembler. Comments can begin in any column.

## I/O BUFFERS

The $Z 80$ Assembler uses a buffered I/O technique for handling the assembly language source file, listing file, object file and temporary files. The assembler automatically determines the available work space and allocates the buffer sizes accordingly. Hence there are no constraints on the size of the assembly language source file that can be assembled.

## UPPER/LOWER CASE

The assembler processes source text which contains both upper and lower case alphabetic characters in the following manner. All opcodes and keywords, such as register names or condition codes, must be either all capitals or all lower case. Label names may consist of any permutation of upper and lower case, however, two names which differ in case will be treated as two different names. Thus, LABEL, label and LaBel will be considered as three different names. Notice that one could use a mixture of case to allow definition of labels or macros which look similar to opcodes, such as Push or LdiR, without redefining the meaning of the opcode. All assembler commands, such as *List or *Include (see below) can be in either upper or lower case, as can arithmetic operators such as NOT., AND. or . EQ., and numbers can be any mixture of case, such as $0 f f f f h, 0 A b C d H$ or $011001 b$.

NUMBER BASES
The Assembler will accept numbers in several
different bases: binary, octal, decimal and hexadecimal. Numbers must always start with a digit (leading zeros are sufficient), and may be followed immediately by a single letter which signifies the base of the number ('B' for binary, 'O' or ' $Q$ ' for octal, ' $D$ ' for decimal and " $H$ ' for hexadecimal). If no base is specified decimal is assumed. For example, the same number is represented in each of the four bases:

$$
1011100 \mathrm{~B}, \quad 134 \mathrm{Q}, \quad 1340,92,92 \mathrm{D}, \quad 05 \mathrm{CH}
$$

## E. ASSEMBLER COMMANDS

The $Z 80$ Assembler recognizes several commands to modify the listing format. An assembler command is a line of the source file beginning with an $*$ in column one. The character in column two identifies the type of command. Arguments, if any, are separated from the command by any number of blanks or commas. The following commands are recognized by the assembler:

| *Eject | Causes the listing to advance to a new page starting with this line. |
| :---: | :---: |
| *Heading s | Causes string s to be taken as a heading to be printed at the top of each new page. Strings s may be any string of zero to 28 characters, not containing leading blanks. This command does an automatic Eject. |
| *List OFF | Causes listing and printing to be suspended, starting with this line. |
| *List ON | Causes 1 isting and printing to resume, starting with this line. |
| * Haclist OFF | Causes listing and printing of macro expansions to be suspended, starting with this line. |
| *laclist ON | Causes listing and printing of macro expansions to resume, starting with this line. |
| * Include filename | Causes the source file filename to be included in the source stream following the conmand statement. |

```
The expected use of *Include is for files of macro
definitions, lists of EQUates, or commonly used
subroutines, although it can be used anywhere in a
program that the other commands would be legal.
The filename must follow the normal convention for
specifying filenames, and furthermore only file
types 'F' through 'T' are allowed. The default
type is 'S'. The included file may also contain a
*Include command, up to a nested level of four.
*Include will always try to shoe-horn the file in
inside a macro definition, and although the
*Include statement will appear in a macro
expansion, the file will not be included again at
the point of expansion. *Include works in the
expected manner in conjunction with conditional
assembly.
    For example:
    COND exp
*Include FILE1
    ENDC
;FILEl is included only if the value of exp is
non-zero.
```

Macros provide a means for the user to define his own opcodes, or to redefine existing opcodes. A macro defines a body of text which will be automatically inserted in the source stream at each occurrence of a macro call. In addition, parameters provide a capability for making limited changes in the macro at each call.

If a macro is used to redefine an existing opcode, a warning message is generated to indicate that future use of that opcode will always be processed as a macro call. If a program uses macros, then the asembly option $M$ must be specified.

## MACRO DEFINITION

The body of text to be used as a macro is given in the macro definition. Each definition begins with a MACRO statement and end with an ENDM statement. The general forms are:
<name> MACRO[\#<PO>,\#<Pl>,..., \#<Pn>]
[<1abe1>] ENDM
The label <name> is required, and must obey all the usual rules for forming labels. The quantity in brackets is an optional set of parameters.

There can be any number of parameters, each starting with the symbol \#. The rest of the parameter name can be any string not containing a delimiter (blank, comma, semicolon) or the symbol \#. However, parameters will be scanned left to right for a match, so the user is cautioned not to use parameter names which are prefix substrings of later parameter names. Parameter names are not entered in the symbol table.

The label on an ENDM is optional, but if one is given it must obey all the usual rules for forming labels.

Each statement between the MACRO and ENDM statements is entered into a temporary macro file. The only restriction on these statements is that they do not include another macro definition. (Nested definitions are not allowed.) They may
include macro calls. (Recursion is allowed.)
The statements of the macro body are not assembled at definition time, so they will not define labels, generate code, or cause errors. Exceptions are the assembler commands such as *List, which are executed wherever they occur. Within the macro body text, the formal parameter names may occur anywhere that an expansion-time substitution is desired. This includes comments and quoted strings. The symbol \# may not occur except as the first symbol of a parameter name.

Macros must be defined before they are called.

## MACRO CALLS AND MACRO EXPANSION

A macro is called by using its name as an opcode at any point after the definition. The general form is:

$$
[<1 \text { abel }>] \text { <name> }\left[{ } ^ { \prime } \left\langleS 0>^{\prime},,^{\circ}\left\langle S 1>^{\prime}, \ldots,^{\prime} S n>^{\prime}\right]\right.\right.
$$

The <label> is optional, and <name> must be a previously defined macro. There may be any number of argument strings, <Sn>, separated by any number of blanks or commas. Commas do not serve as parameter place holders, only as string delimeters. If there are too few parameters, the missing ones are assumed to be null. If there are too many, the extras are ignored. The position of each string in the list corresponds with the position of the macro parameter name it is to replace. Thus, the third string in a macro call statement will be substituted for each occurrence of the third parameter name.

The strings may be of any length and may contain any characters. The outer level quotes around the string are generally optional, but are required if the string contains delimiters or the quote character itself. The quote character is represented by two successive quote marks at the inner level. The outer level quotes, if present, will not occur in the substitution. The null string, represented by two successive quote marks at the outer level, may be used in any paraneter position.

After processing the macro call statement, the assembler switches its input from the source file
to the racro file. Each statement of the macro body is scanned for occurrences of parameter names, and for each occurrence found, the corresponding string from the macro call statement is substituted. After substitution, the statement is assembled normally.

SYMBOL GENERATOR
Every macro definition has an implicit parameter named $\# \$ Y M$. This may be referenced by the user in the macro body, but should not explicitly appear in the HACRO statement. At expansion time, each occurrence of $\# \$ Y M$ in the definition is replaced by a string representing a 4 -digit hexadecimal constant.

This string is constant over a given level of macro expansion, but increases by one for each nev macro cal1. The most common use of $\# \$ Y / l$ is to provide unigue labels for different expansion of the same macro. Otherwise, a macro containing a label would cause multiple definition errors if it were called more than once.

LISTING FORMAT
By default, each expanded statement is listed with a blank STMT field. If the Maclist flag is turned off by the NOM option or *M OFF, then only the macro call is listed.

Subroutines are blocks of instructions that can be called during the execution of a sequence of instructions. Subroutines can be called from main programs or from other subroutines. A subrautine is entered by the CALL opcode as in:

CALL REWIND
Parameters such as those used by the macros are not used with subroutines. When a call instruction is encountered during execution of a program, the PC is changed to the first instruction of the subroutine. The subsequent address of the invoking program is pushed on the stack. Control will return to this point when the subroutine is finished. The processor continues to execute the subroutine until it encounters a RET (return) instruction. At this point the return address is popped off the stack into the $P C$, and the processor returns to the address of the instruction following the CALL, to continue execution from that point.

Subroutines of any size can be invoked from programs or other subroutines of any size, without restriction. Care must be taken when nesting subroutines (subroutines within subroutines) that pushes and pops remain balanced at each level. If the processor encounters a RET with an un-popped push on the stack, the PC will be set to a meaningless address rather than to the next instruction following the CALL.

Tradeoffs must be considered between:
a) using a block of code repetitively in line, and
b) calling the block repetitively as a subroutine.

Program size can usually be saved by using the subroutine. If the repetitive block contains $N$ bytes and it is repeated on ll occasions in the program,
a) MxN bytes would be used in direct
b) 3 M (fogramming, while

```
+N (for the block)
+ 1 (for the RET)
= 3M+N+1 bytes would be required if using a
subroutine.
```

For example, for a block of 20 bytes used 5 times, in-line programming would require 100 bytes while a subroutine would require 36 .

An added advantage of subroutines is that with careful naming, program structures become clearer, easier to read and easier to debug and maintain. Subroutines written for one purpose can be employed elsewhere in other programs requiring the same function.

Subroutines differ from Macros in several ways:
a) Subroutine code is assembled into an object program only once although it may be called many times. Macro code is assembled in line every place the macro is used.
b) Registers and pointers required by a subroutine must be set up before the CALL. No parameters are used and no argument string can be issued. Macros, through their use of parameters, can modify the settings of registers on each occurrence.

The flag register ( $F$ and $F^{\prime}$ ) supplies information to the user regarding the status of the $Z 80$ at any given time. The bit positions for each flag is shown below:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| S | Z | X | H | X | $\mathrm{P} / \mathrm{V}$ | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## WHERE:

$$
\begin{aligned}
\mathrm{C} & =\text { CARRY FLAG } \\
\mathrm{N} & =\text { ADD/SUBTRACT FLAG } \\
\text { P/V } & =\text { PARITY/OVERFLOW FLAG } \\
\mathrm{H} & =\text { HALF-CARRY FLAG } \\
\mathrm{Z} & =\text { ZERO FLAG } \\
\mathrm{S} & =\text { SIGN FLAG } \\
\mathrm{X} & =\text { NOT USED }
\end{aligned}
$$

Each of the two Z-80 Flag Registers contains 6 bits of status information which are set or reset by CPU operations. (Bits 3 and 5 are not used.) Four of these bits are testable ( $C, P / V, Z$ and $S$ ) for use with conditional jump, call or return instructions. Two flags are not testable ( $\mathrm{H}, \mathrm{N}$ ) and are used for $B C D$ arithmetic.

CARRY FLAG (C)
The carry bit is set or reset depending on the operation being performed. For 'ADD' instructions that generate a carry and "SUBTRACT" instructions that generate a borrow, the Carry Flag will be set. The Carry Flag is reset by an ADD that does not generate a carry and a 'SUBTRACT' that generates no borrow. This saved carry facilitates software routines for extended precision arithmetic. Also, the "DAA" instruction will set the Carry Flag if the conditions for making the decimal adjustment are met.

For instructions RLA, RRA, RLS and RRS, the carry bit is used as a link between the LSB and MSB for any register or memory location. During instructions RLCA, RLC s and SLA $s$, the carry contains the last value shifted out of bit 7 of any register or memory location. During

Instructions RRCA, RRC s, SRA $s$ and SRL $s$ the carry contains the last value shifted out of bit 0 of any register or memory location.

For the logical instructions AND $s, O R s$ and $X O R$, the carry will be reset.

The Carry Fiag can also be set (SCF) and complemented (CCF).

## ADD/SUBTRACT FLAG (N)

This flag is used by the decimal adjust accumulator instruction (DAA) to distinguish between "ADD' and 'SUBTRACT' instructions. For all 'ADD' instructions, $N$ will be set to an 'O'. For all 'SUBTRACT' instructions, N will be set to a' $\mathrm{I}^{\prime}$.

## PARITY/OVERFLOW FLAG

This flag is set to a particular state depending on the operation being performed.

For arithmetic operations, this flag indicates an overflow condition when the result in the Accumulator is greater than the maximum possible number ( +127 ) or is less than the minimum possible number ( -128 ). This overflow condition can be determined by examining the sign bits of the operands.

For addition, operands with different signs will never cause overflow. When adding operands with like signs and the result has a different sign, the overflow flag is set. For example:

$$
\begin{array}{lll}
+120=0111 & 1000 & \text { ADDEND } \\
+105= & 01101001 & \text { AUGEND } \\
\hline+225 & 11100001 & (-95) \\
\text { SUM }
\end{array}
$$

The two numbers added together has resulted in a number that exceeds +127 and the two positive operands has resulted in a negative number (-95) which is incorrect. The overflow flag is therefore set.

For subtraction, overflow can occur for operands of unlike signs. Operands of like sign will never cause overflow. For example:

The minuend sign has changed from a positive to a negative, giving an incorrect difference. Overflow is therefore set.

Another method for predicting an overflow is to observe the carry into and out of the sign bit. If there is a carry in and no carry out, or if there is no carry in and a carry out, then overflow has occurred.

This flag is also used with logical operations and rotate instructions to indicate the parity of the result. The number of ' $1^{\prime}$ bits in a byte are counted. If the total is odd, 'ODD' parity ( $P=0$ ) is flagged. If the total is even, 'EVEN' parity is flagged ( $P=1$ ).

During search instructions (CPI, CPIR,CPD, CPDR) and block transfer instructions (LDI, LDIR, LDD, LDDR) the P/V flag monitors the state of the byte count register (BC). When decrementing, the byte counter results in a zero value, the flag is reset to 0 , otherwise the flag is a Logic 1 .

During LD $A, I$ and $L D A, R$ instructions, the $P / V$ flag will be set with the contents of the interrupt enable flip-flop (IFF2) for storage or testing.

When inputting a byte from an $I / O$ device, $I N$, (C), the flag will be adjusted to indicate the parity of the data.

THE HALF CARRY FLAG (H)
The Half Carry Flag (H) will be set or reset depending on the carry and borrow status between bits 3 and 4 of an 8-bit arithmetic operation. This flag is used by the decimal adjust accumulator instruction (DAA) to correct the result of a packed $B C D$ add or subtract operation. The H flag will be set (1) or reset (0) according to the following table:

| H | ADD | SUBTRACT |
| :---: | :--- | :--- |
| 1 | There is a carry from <br> Bit 3 to Bit 4 | There is <br> borrow from <br> bit 4 |
| 0 | There is no carry <br> from Bit 3 to Bit 4 | There is no <br> borrow from <br> Bit 4 |

## THE ZERO FLAG (Z)

The Zero Flag (Z) is set or reset if the result generated by the execution of certain instructions is a zero.

For 8-bit arithmetic and logical operations, the $Z$ flag will be set to " $1^{\prime}$ if the resulting byte in the Accumulator is zero; If the byte is not zero, the $Z$ flag is reset to ' $0^{\prime}$ '.

For compare (search) instructions, the $Z$ flag will be set to a ' 1 ' if a comparison is found between the value in the Accumulator and the memory location pointed to by the contents of the register pair HL.

When testing a bit in a register or memory location, the $Z$ flag will contain the complemented state of the indicated bit (see Bit b,s).

When inputting or outputting a byte between a memory location and an I/O device (INI;IND;OUTI and OUTD), if the result of $B-1$ is zero, the $Z$ flag is set, otherwise it is reset. Also for byte inputs from $I / O$ devices using $1 N \quad r$ (C), the $Z$ Flag is set to indicate a zero byte input.

## THE SIGN FLAG (S)

The Sign Flag (S) stores the state of the most significant bit of the Accumulator (Bit 7). When the 280 performs arithmetic operations on signed numbers, binary two's complement notation is used to represent and process numeric information. A positive number is identified by $a^{\prime} 0^{\prime}$ in bit 7. A negative number is identified by $a^{\prime} 1^{\prime}$. The binary equivalent of the magnitude of a positive number is stored in bits 0 to 6 for a total range of from 0 to 127. A negative number is represented by the two's complement of the equivalent positive number. The total range for negative numbers is from -1 to -128.

When inputting a byte from an $I / 0$ device to a register, $I N$, (C), the $S$ flag will indicate either positive ( $S=0$ ) or negative ( $S=1$ ) data.

## VI. 280 INSTRUCTION SET

HOTE: Execution time (E.T.) for each instruction is given in $n i c r o s e c o n d s$ for an assuned 4 MHZ clock. Total machine cycles ( $M$ ) are indicated with total clock periods ( $T$ States). Also indicated are the number of $T$ States for each $M$ cycle. For example:
M CYCLES: 2 T STATES: $7(4,3) \quad 4$ MHZ E.T.: 1.75
indicates that the instruction consists of 2 machine cycles. The first cycle contains 4 clock periods (T States). The second cycle contains 3 clock periods for a total of 7 clock periods or $T$ States. The instruction will execute in 1.75 microseconds.
Register format is shown for each instruction with the most significant bit to the left and the least significant bit to the right.

## Z80 INSTRUCTION SET

 TABLE OF CONTENTSPAGE

- 8 BIT LOAD GROUP................................... 26
-16 BIT LOAD GROUP.............................. . . . 52
-EXCHANGE, BLOCK TRANSFER
AND SEARCH GROUP................................... .. 76
-8 BIT ARITHMETIC AND LOGICAL GROUP.......... 99
-GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS 131
-16 BIT ARITHMETIC GROUP......................... 146
-ROTATE AND SHIFT GROUP.......................... 163
-BIT SET, RESET AND TEST GROUP................... 202
-JUMP GROUP. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 219
-CALL AND RETURN GROUP. . . . . . . . . . . . . . . . . . . . . . 237
-INPUT AND OUTPUT GROUP......................... . . 252
-INSTRUCTION INDEX. . . . . . . . . . . ................... 275

8 BIT LOAD GROUP
$\square \quad r, r^{\prime}$

Operation: $r \leftarrow \mathbf{r}^{\prime}$

## Format:

$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{r, r^{\prime}}$


Description:
The contents of any register $r^{\prime}$ are loaded into any other register $r$. Note: $r, r^{\prime}$ identifies any of the registers $A, B, C, D, E, H$, or $L$, assembled as follows in the object code:

Register $\quad \underline{r, r}$
$A=111$
$B=000$
$C=001$
D $=010$
E = 011
$\mathrm{H}=100$
$L=101$

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.0

Condition Bits Affected: None

Example:
If the $H$ register contains the number 8 AH , and the E register contains 10 H , the instruction

LD H, E
would result in both registers containing $10 H$.

Operation: $r \leftarrow n$
Format:


## Description:

The eight-bit integer $n$ is loaded into any register $r$, where $r$ identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register $\quad \underline{r}$
$A=111$
$B=000$
$C=001$
$D=010$
$E=011$
$H=100$
$L=101$

M CYCLES: 2 T STATES: $7(4,3) \quad 4$ MHZ E.T.: 1.75

Condition Bits Affected: None

Example:
After the execution of
LD E, A5H
the contents of register E will be A5H.

Operation: $r \leftarrow(H L)$
Format:

Opcode
LD

Operands
r, (HL)


Description:
The eight-bit contents of memory location (HL) are loaded into register $r$, where $r$ identifies register $A$, $B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register $\quad$ r

$$
\begin{aligned}
& \mathrm{A}=111 \\
& \mathrm{~B}=000 \\
& \mathrm{C}=001 \\
& \mathrm{D}=010 \\
& \mathrm{E}=011 \\
& \mathrm{H}=100 \\
& \mathrm{~L}=101
\end{aligned}
$$

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

Example:
If register pair $H L$ contains the number 75 AlH , and memory address 75 AlH contains the byte 58 H , the execution of

LD C, (HL)
will result in 58 H in register C .

Operation: $r \leftarrow(I X+d)$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD,$(I X+d)$ |  |



## Description:

The operand ( $I X+d$ ) (the contents of the Index Register IX summed with a two's complement displacement integer
d) is loaded into register $r$, where $r$ identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register $\underline{r}$

$$
A=111
$$

$B=000$
$\mathrm{C}=001$
$D=010$
$E=011$
$\mathrm{H}=100$
$\mathrm{L}=101$

M CYCLES: 5 T STATES: $19(4,4,3,5,3) 4$ MHZ E.T.: 4.75

Condition Bits Affected: None

Examp1e:
If the Index Register IX contains the number 25AFH, the instruction

## LD B, (IX+19H)

will cause the calculation of the sum $25 \mathrm{AFH}+19 \mathrm{H}$, which points to memory location 25 C 8 H . If this address contains byte 39 H , the instruction will result in register $B$ also containing 39 H .

Operation: $\mathrm{r} \leftarrow(\mathrm{I} Y+\mathrm{d})$

## Format:



## Description:

The operand (IY+d) (the contents of the Index Register IY summed with a two's complement displacement integer d) is loaded into register r, where r identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register $\underline{r}$
$A=111$
$B=000$
$C=001$
$D=010$
$\mathrm{E}=011$
$H=100$
$\mathrm{L}=101$

M CYCLES: 5 T STATES: $19(4,4,3,5,3) \quad 4$ MHZ E.T.: 4.75

Condition Bits Affected: None

## Example:

If the Index Register IY contains the number 25 AFH , the instruction

LD B, (IY+19H)
will cause the calculation of the sum $25 \mathrm{AFH}+19 \mathrm{H}$, which points to memory location 25 C 8 H . If this address contains byte 39 H , the instruction will result in register $B$ also containing 39 H .

Operation: $(H L) \leftarrow r$
Format:


## Description:

The contents of register $r$ are loaded into the memory location specified by the contents of the HL register pair. The symbol ridentifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

## Register $r$

$A=111$
$B=000$
$C=001$
$D=010$
$E=011$
$\mathrm{H}=100$
$L=101$

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

Example:
If the contents of register pair HL specifies memory location 2146 H , and the B register contains the byte 29 H , after the execution of
LD (HL), B
memory address 2146 H will also contain 29 H .

Operation: $\quad(I X+d) \leftarrow r$
Format:


Description:
The contents of register $r$ are loaded into the memory address specified by the contents of Index Register IX summed with d, a two's complement displacement integer. The symbol r identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register $r$
$A=111$
$B=000$
$C=001$
$D=010$
$\mathrm{E}^{\prime}=011$
$H=100$
$L=101$

M CYCLES: 5 T STATES: $19(4,4,3,5,3) 4$ MHZ E.T.: 4.75

Condition Bits Affected: None

Example:
If the $C$ register contains the byte $1 C H$, and the Index Register IX contains 3100 H , then the instruction

LD $(I X+6 H), C$
will perform the sum $3100 H+6 H$ and will load $1 C H$ into memory location 3106 H .

Operation: $\quad(I Y+d) \leftarrow r$

## Format:



Description:
The contents of register $r$ are loaded into the memory address specified by the sum of the contents of the Index Register $I Y$ and $d$, a two's complement displacement integer. The symbol $r$ is specified according to the following table.

| Register | $=\frac{\mathbf{r}}{\mathbf{R}}$ |
| ---: | :--- |
| $\mathbf{A}$ | $=111$ |
| $\mathbf{B}$ | $=000$ |
| $\mathbf{C}$ | $=001$ |
| $\mathbf{D}$ | $=010$ |
| $\mathbf{E}$ | $=011$ |
| $\mathbf{H}$ | $=100$ |
| $\mathbf{L}$ | $=101$ |

M CYCLES: 5 T STATES: $19(4,4,3,5,3) 4 \mathrm{MHZ}$ E.T.: 4.75

Condition Bits Affected: None

## Example:

If the $C$ register contains the byte 48 H , and the Index Register IY contains 2AllH, then the instruction

LD (IY+4H), C
will perform the sum $2 \mathrm{AllH}+4 \mathrm{H}$, and will load 48 H into memory location 2 Al 5.

Operation: $(H L) \leftarrow n$
Format:


## Description:

Integer $n$ is loaded into the memory address specified by the contents of the HL register pair.

M CYCLES: 3 T STATES: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.50

Condition Bits Affected: None

Example:
If the HL register pair contains 4444 H , the instruction LD (HL), 28H
will result in the memory location 4444 H containing the byte 28 H .

Operation: $(I X+d) \leftarrow n$
Format:


## Description:

The $n$ operand is loaded into the memory address specified by the sum of the contents of the Index Register $I X$ and the two s complement displacement operand d.

M CYCLES: 5 T STATES: $19(4,4,3,5,3) 4 \mathrm{MHZ}$ E.T.: 4.75

Condition Bits Affected: None

Example:
If the Index Register IX contains the number 219AH the instruction

LD ( $I X+5 H$ ), 5 AH
would result in the byte $5 A H$ in the memory address 219 FH .

Operation: $\quad(I Y+d) \leftarrow n$

## Format:



Description:

Integer $n$ is loaded into the memory location specified by the contents of the Index Register summed with the two's complement displacement integer d.

M CYCLES: 5 T STATES: $19(4,4,3,5,3) \quad 4$ MHZ E.T.: 4.75
Condition Bits Affected: NONE

Example:
If the Index Register IY contains the number A940H, the instruction

$$
\text { LD }(I Y+10 H), \quad 97 \mathrm{H}
$$

would result in byte 97 in memory location $A 950 \mathrm{H}$.

Operation: $A \leftarrow(B C)$
Format:


Description:
The contents of the memory location specified by the contents of the BC register pair are loaded into the Accumulator.

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

Example:
If the BC register pair contains the number 4747 H , and memory address 4747 H contains the byte 12 H , then the instruction

LD A, (BC)
will result in byte 12 H in register A .

Operation: $\quad A<(D E)$
Format:

Opcode
LD

Operands
A, (DE)

| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:

The contents of the memory location specified by the register pair $D E$ are loaded into the Accumulator.

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

Example:
If the DE register pair contains the number 30 A 2 H and memory address 30 A 2 H contains the byte 22 H , then the instruction

LD A, (DE)
will result in byte 22 H in register $A$.

Operation: $A \leftarrow(\mathbf{n n})$

## Format:



Description:
The contents of the memory location specified by the operands $n$ n are loaded into the Accumulator. The first n operand after the op code is the low ordder byte of a two-byte memory address.

M CYCLES: 4 T STATES: $13(4,3,3,3) \quad 4$ MHZ E.T.: 3.25

Condition Bits Affected: None

Example:
If the contents of $n n$ is number $8832 H$, and the content of memory address 8832 H is byte 04 H , after the instruction
LD A, (nn)
byte 04 H will be in the Accumulator.

## Operation: $\quad(B C) \leftarrow A$

Format:

| Opcode |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| LD Operands |  |  |  |  |
| (BC) , A |  |  |  |  |

Description:
The contents of the Accumulator are loaded into the memory location specified by the contents of the register pair BC.

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

Example:
If the Accumulator contains 7AH and the BC register pair contains 1212 H the instruction

LD (BC), A
will result in 7 AH being in memory location 1212 H .

Operation: $\quad(D E) \leftarrow A$

## Format:



## Description:

The contents of the Accumulator are loaded into the memory location specified by the contents of the $D E$ register pair.

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

Example:
If the contents of register pair DE are 1128 H , and the Accumulator contains byte $A 0 H$, the instruction

LD (DE),A
will result in $A 0 H$ being in memory location 1128 H .

Operation: $(n n) \leftarrow A$

## Format:



Description:
The contents of the Accumulator are loaded into the memory address specified by the operand nn. The first n operand after the op code is the low order byte of nn.

M CYCLES: 4 T STATES: $13(4,3,3,3) \quad 4$ MHZ E.T. $: 3.25$

## Condition Bits Affected: None

Examp1e:

If the contents of the Accumulator are byte D7H, after the execution of

LD ( 3141 H$), \mathrm{A}$

D7H will be in memory location 3141 H .

Operation: $A \leftarrow 1$
Format:

| Opcode | $\frac{\text { Operands }}{\text { A, I }}$ ID |
| :--- | :--- |



Description:
The contents of the Interrupt Vector Register I are loaded into the Accumulator.

M CYCLES: 2 T STATES: $9(4,5) \quad 4$ MHZ E.T.: 2.25

Condition Bits Affected:

$$
\begin{aligned}
& \text { S: } \text { Set if I-Reg. is negative; } \\
& \text { reset otherwise } \\
& \text { Z: } \text { Set if I-Reg. is zero; } \\
& \text { reset otherwise } \\
& H: \text { Reset } \\
& \text { P/V: Contains contents of IFF2 } \\
& N: \text { Reset } \\
& C: \text { Not affected }
\end{aligned}
$$

Note:
If an inter rupt occurs during execution of this instruction, the Parity flag will contain a 0 .

Operation: $A \leftarrow R$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD $R$ |  |


| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 | 1 |  |  |  |  |  |



## Description:

The contents of Memory Refresh Register R are loaded into the Accumulator.

```
M CYCLES: 2 T STATES: 9(4,5) 4 MHZ E.T.: 2.25
```

Condition Bits Affected:

```
    S: Set if R-Reg. is negative;
        reset otherwise
    Z: Set if R-Reg. is zero;
        reset otherwise
    H: Reset
P/V: Contains contents of IFF2
    N: Reset
    C: Not affected
```

Operation: $\quad 1 \leftarrow A$

## Format:



Description:
The contents of the Accumulator are loaded into the Interrupt Control Vector Register, I.

M CYCLES: 2 T STATES: 9(4,5) 4 MHZ E.T.: 2.25

Condition Bits Affected: None

Operation: $\quad R \leftarrow A$

## Format:

| Opcode | Operands |
| :--- | :--- |
| $R, A$ |  |



4F

Description:
The contents of the Accumulator are loaded into the Memory Refresh register R.
M CYCLES: 2 T STATES: $9(4,5)$

$$
4 \text { MHZ E.T.: } 2.25
$$

Condition Bits Affected: None
-16 BIT LOAD GROUP-

Operation: $d d \leftarrow n n$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD | dd, nn |



Description:
The two-byte integer $n$ is loaded into the dd register pair, where dd defines the BC, DE, HL, or SP register pairs, assembled as follows in the object code:

| Pair | dd |
| ---: | ---: |
| BC | 00 |
| DE | 01 |
| HL | 10 |
| SP | 11 |

The first $n$ operand after the op code is the low order byte.

M CYCLES: 3 T STATES: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.50
Condition Bits Affected: None
Example:
After the execution of
LD HL, 5000 H
the contents of the HL register pair will be 5000 H .

Operation: $\quad \mathbf{I X} \leftarrow \mathbf{n n}$
Format:

| Opcode | Operands |
| :--- | :--- |
| LD | $I X, n n$ |


| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |



Description:
Integer $n$ is loaded into the Index Register IX. The first $n$ operand after the op code is the low order byte.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.50
Condition Bits Affected: None
Example:
After the instruction
LD IX, 45A 2 H
the Index Register will contain integer 45 A 2 H .

Operation: $I Y \leftarrow n n$

## Format:



Description:
Integer nn is loaded into the Index Register IY. The first $n$ operand after the op code is the low order byte.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4 \mathrm{MHZE}$ (T.: 3.50
Condition Bits Affected: None
Example:
After the instruction:
LD IY, 7733 H
the Index Register $I Y$ will contain the integer 7733 H .

Operation: $H \leftarrow(n n+1), L \leftarrow(n n)$

## Format:

$$
\begin{array}{ll}
\text { Opcode } & \text { Operands } \\
\text { LD } & H L,(n n)
\end{array}
$$



## Description:

The contents of memory address (nn) are loaded into the low order portion of register pair HL (register L), and the contents of the next highest memory address (nn+l) are loaded into the high order portion of HL (register H). The first $n$ operand after the op code is the low order byte of nn.

M CYCLES: 5 T STATES: $16(4,3,3,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 4.00
Condition Bits Affected: None

## Example:

If address 4545 H contains 37 H and address 4546 H contains AlH after the instruction
LD HL, (4545H)
the $H L$ register pair will contain Al37H.

Operation: $\quad d_{H} \leftarrow(n n+1) \quad d_{L} \leftarrow(n n)$

## Format:

$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{\text { dd,(nn) }}$


Description:
The contents of address (nn) are loaded into the low order portion of register pair dd, and the contents of the next highest memory address (nn+l) are loaded into the high order portion of dd. Register pair dd defines BC, DE, HL, or SP register pairs, assembled as follows in the object code:

| Pair |  | dd |
| :---: | :---: | :---: |
| BC |  | 00 |
| DE | 01 |  |
| HL | 10 |  |
| SP | 11 |  |

The first $n$ operand after the op code is the low order byte of ( nn ).

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4 \mathrm{MHZ}$ E.T.: 5.00
Condition Bits Affected: None

## Example:

If Address $2130 H$ contains $65 H$ and address $2131 M$ contains 78 H after the instruction

$$
\mathrm{LD} \quad \mathrm{BC},(2130 \mathrm{H})
$$

the $B C$ register pair will contain 7865 H.

## [nn]

Operation: $\left|X_{H} \leftarrow(n n+1), \quad\right| X_{L} \leftarrow(n n)$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD | $I X,(n n)$ |





Description:
The contents of the address (nn) are loaded into the low order portion of Index Register IX, and the contents of the next highest memory address (nn+l) are loaded into the high order portion of IX. The first $n$ operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None
Example:
If address 6666 H contains 92 H and address 6667 H contains DAH, after the instruction

> LD IX, (6666H)
the Index Register IX will contain DA92H.

Operation: $\quad I Y_{H} \leftarrow(n n+1), \quad \mid Y_{L} \leftarrow(n n)$

## Format:



## Description:

The contents of address (nn) are loaded into the low order portion of Index Register IY, and the contents of the next highest memory address (nn+l) are loaded into the high order portion of IY. The first n operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None
Example:
If address 6666 H contains 92 H and address 6667 H contains DAH, after the instruction

LD IY, ( 6666 H )
the Index Register IY will contain DA92H.

Operation: $(n n+1) \leftarrow H_{6} \quad(n n) \leftarrow L$

## Format:

Opcode Operands

LD (nn), HL


$$
22
$$



## Description:

The contents of the low order portion of register pair HL (register L) are loaded into memory address (nn), and the contents of the high order portion of HL (register H) are loaded into the next highest memory address (nn+1). The first $n$ operand after the op code is the low order byte of nn .

M CYCLES: 5 T STATES: $16(4,3,3,3,3) \quad 4$ MHZ E.T.: 4.00
Gondition Bits Affected: None
Example:
If the content of register pair HL is 483AH, after the instruction
LD (B229H), HL
address B229H) will contain 3AH, and address B22AH will contain 48 H .

Operation: $\quad(n n+1) \leftarrow d d_{H} . \quad(n n) \leftarrow d d_{L}$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD | $(\mathrm{nn}), \mathrm{dd}$ |




Description:
The low order byte of register pair dd is loaded into memory address (nn); the upper byte is loaded into memory address (nn+1). Register pair dd defines either BC, DE, HL, or SP, assembled as follows in the object code:

Paix dd

| BC | 00 |
| :--- | :--- |
| DE | 01 |
| HL | 10 |
| SP | 11 |

The first $n$ operand after the op code is the low order byte of a two byte memory address.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None

## Example:

If register pair $B C$ contains the number 4644 H , the instruction

LD ( 1000 H ), BC
will result in 44 H in memory location 1000 H , and 46 H in memory location l001H.

# LD [nn], 

Operation: $(n n+1) \leftarrow I X_{H},(n n) \leftarrow I X_{L}$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD | $(n n), I X$ |




## Description:

The low order byte in Index Register IX is loaded into memory address ( $n n$ ); the upper order byte is loaded into the next highest address (nn+1). The first n operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None
Example:
If the Index Register IX contains 5A30H, after the instruction

$$
\text { LD }(4392 H), I X
$$

memory location 4392 H will contain number 30 H and location 4393 H will contain 5 AH .

Operation: $\quad(n n+1) \leftarrow I Y_{H}, \quad(n n) \leftarrow I Y_{L}$

## Format:



Description:
The low order byte in Index Register IY is loaded into memory address (nn); the upper order byte is loaded into memory location (nn+l). The first $n$ operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None
Example:
If the Index Register IY contains 4174 H after the instruction

$$
\text { Lf }(8838 \mathrm{H}), \mathrm{IY}
$$

memory location 8838 H will contain number 74 H and memory location 8839 H will contain 41 H .

Operation: $S P \leftarrow H L$
Format:


Description:
The contents of the register pair HL are loaded into the Stack Pointer SP.

M CYCLES: 1 T STATES: 64 MHZ E.T.: 1.50
Condition Bits Affected: None
Example:
If the register pair $H L$ contains 442 EH , after the instruction

LD SP,HL
the Stack Pointer will also contain 442 EH .

Operation: $S P \leftarrow I X$
Format:

| Opcode | Operands |
| :--- | :--- |
| LD | SP,IX |



## Description:

The two byte contents of Index Register IX are loaded into the Stack Pointer SP.

M CYCLES: 2 T STATES: $10(4,6) \quad 4 \mathrm{MHZ}$ E.T. $: 2.50$
Condition Bits Affected: None

## Example:

If the contents of the Index Register IX are 98DAH, after the instruction

$$
\text { LD } S P, I X
$$

the contents of the Stack Pointer will also be 98DAH.

Operation: $S P \leftarrow I Y$

## Format:



Description:
The two byte contents of Index Register IY are loaded into the Stack Pointer SP.

M CYCLES: 2 T STATES: $10(4,6) \quad 4$ MHZ E.T.: 2.50
Condition Bits Affected: None
Example:
If Index Register IY contains the integer A227H, after the instruction

LD SP,IY
the Stack Pointer will also contain A227H.

PUSH qq

Operation: $\quad(S P-2) \leftarrow q q_{L},(S P-1) \leftarrow \mathbf{q} q_{H}$
Format:

Opcode
PUSH

Operands
99


Description:
The contents of the register pair qq are pushed into the external memory LIFO (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first decrements the $S P$ and loads the high order byte of register pair qqinto the memory address now specified by the SP; then decrements the SP again and loads the low order byte of qqinto the memory location corresponding to this new address in the SP. The operand qqidentifies register pair BC, DE, HL, or AF, assembled as follows in the object code:

| Pair |  |
| :---: | :---: |
| BC |  |
| DE | 00 |
| HL |  |
| AF | 10 |
|  |  |
|  | 11 |

M CYCLES: 3 T STATES: $11(5,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.75
Condition Bits Affected: None
Example:
If the $A F$ register pair contains $2233 H$ and the Stack Pointer contains 1007 H , after the instruction

PUSH AF
memory address 1006 H will contain 22 H , memory address 1005H will contain 33H, and the Stack Pointer will contain 1005H.

Operation: $(S P-2) \leftarrow I X_{L} .(S P-1) \leftarrow I X_{H}$
Format:


Description:
The contents of the Index Register IX are pushed into the external memory LIFO (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first decrements the $S P$ and loads the high order byte of $I X$ into the memory address now specified by the SP; then decrements the SP again and loads the low order byte into the memory location corresponding to this new address in the SP.

M CYCLES: 3 T STATES: $15(4,5,3,3) \quad 4 \mathrm{MHZ}$ e.t.: 3.75
Condition Bits Affected: None
Example:
If the Index Register IX contains 2233 H and the Stack Pointer contains 1007 H , after the instruction

PUSH IX
memory address 1006 H will contain 22 H , memory address 1005H will contain 33 H , and the Stack Pointer will contain 1005H.

0peration: $(S P-2) \leftarrow I Y_{L},(S P-1) \leftarrow I Y_{H}$
Format:


Description:
The contents of the Index Register IY are pushed into the external memory LIFO (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the 16 -bit address of the current "top" of the Stack. This instruction first decrements the $S P$ and loads the high order byte of $I Y$ into the memory address now specified by the SP; then decrements the SP again and loads the low order byte into the memory location corresponding to this new address in the SP.

M CYCLES: 4 T STATES: $15(4,5,3,3) \quad 4 \mathrm{MHZ} \mathrm{E} . \mathrm{T} .: \mathbf{3 . 7 5}$
Condition Bits Affected: None
Example:
If the Index Register IY contains 2233 H and the Stack Pointer contains 1007 H , after the instruction

PUSH IY
memory address 1006 H will contain 22 H , memory address 1005 H will contain 33 H , and the Stack Pointer will contain 1005 H .

Operation: $\mathrm{qq}_{\mathrm{H}} \leftarrow(\mathbf{S P}+1), \mathrm{qq}_{\mathrm{L}} \leftarrow(\mathbf{S P})$

## Format:

Opcode Operands
POP qq

| 1 | 1 | $q$ | $q$ | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:
The top two bytes of the external memory LIFO (last-in, first-out) Stack are popped into register pair qq. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first loads into the low order portion of $q q$, the byte at the memory location corresponding to the contents of SP; then SP is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion of $q q$ and the $S P$ is now incremented again. The operand qqidentifies register pair BC, DE, HL, or AF, assembled as follows in the object code:

Pair $r$
BC 00
DE 01
HL 10
AF 11
M CyCLES: 3 T STATES: $10(4,3,3) 4$ MHZ E.T.: 2.50
Condition Bits Affected: None

## Example:

If the Stack Pointer contains 1000H, memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP HL
will result in register pair HL containing 3355 H , and the Stack Pointer containing 1002 H .

Operation: $1 X_{H} \leftarrow(S P+1), I X_{L} \leftarrow(S P)$

## Format:

| Opcode | Operands |
| :--- | :--- |
| POP | $I X$ |



E1

Description:
The top two bytes of the external memory LIFO (last-in, first-out) Stack are popped into Index Register IX. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first loads into the low order portion of IX the byte at the memory location corresponding to the contents of SP; then SP is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion of IX. The SP is now incremented again.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.50
Condition Bits Affected: None
Example:
If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP IX
will result in Index Register IX containing 3355 H , and the Stack Pointer containing 1002 H .

IY

Operation: $I Y_{H} \leftarrow(S P+1), \quad I Y_{L} \leftarrow(S P)$
Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| POP | IY |  |
| 1 1 1 1 1 1 0 1 |  |  |
| 1 1 1 0 0 0 0 1 <br>         |  | EI |

Description:
The top two bytes of the external memory LIFO (last-in, first-out) Stack are popped into Index Register IY. The Stack Pointer (SP) register pair holds the 16 -bit address of the current "top" of the Stack. This instruction first loads into the low order portion of IY the byte at the memory location corresponding to the contents of $S P$; then $S P$ is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion of IY. The SP is now incremented again.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.50
Condition Bits Affected: None
Example:
If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP IY
will result in Index Register IY containing 3355H, and the Stack Pointer containing 1002 H .
-EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP-

HL

Operation: DE $\leftrightarrow H L$
Format:
$\frac{\text { Opcode }}{E X} \quad \frac{\text { Operands }}{\text { DE,HL }}$


Description:
The two-byte contents of register pairs $D E$ and $H L$ are exchanged.

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

Condition Bits Affected: None

Example:
If the content of register pair DE is the number 2822 H , and the content of the register pair HL is number 499AH, after the instruction

> EX DE,HL
the content of register pair DE will be 499 AH and the content of register pair HL will be 2822 H .

Operation: $\quad A F \leftrightarrow A F$
Format:

| Opcode | Operands |
| :---: | :---: |
| EX | AF, AF ${ }^{\prime}$ |
| 0 | 1008 |

Description:
The two-byte contents of the register pairs $A F$ and $A F^{\circ}$ are exchanged. (Note: register pair AF consists of registers $A^{\prime}$ and $F^{\prime}$.)

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

Condition Bits Affected: None

Example:
If the content of register pair AF is number 9900 H , and the content of register pair AF' is number 5944 H , after the instruction
EX AF, AF'
the contents of $A F$ will be 5944 H , and the contents of $A F^{\prime}$ will be 9900 H .

Operation: $(B C) \leftrightarrow\left(B C^{\prime}\right),(D E) \leftrightarrow\left(D E^{\prime}\right),(H L) \leftrightarrow\left(H L^{\prime}\right)$
Format:


Description:
Each two-byte value in register pairs $B C, D E$, and $H L$ is exchanged with the two-byte value in $B^{\prime}$, $D E^{\prime}$, and $H L^{\prime}$, respectively.

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

Condition Bits Affected: None

## Example:

If the contents of register pairs $B C, D E$, and $H L$ are the numbers $445 \mathrm{AH}, 3 \mathrm{DA} 2 \mathrm{H}$, and 8859 H , respectively, and the contents of register pairs $\mathrm{BC}^{\circ}$, $\mathrm{DE}^{\prime}$, and $\mathrm{HL}^{\prime}$ are 0988 H , 9300 H , and 00 E 7 H , respectively, after the instruction

## EXX

the contents of the register pairs will be as follows: BC: 0988H; DE: 9300H; HL: 00E7H; BC': 445AH; DE': 3DA2H; and HL': 8859 H .

Operation: $H \leftrightarrow(S P+1), L \leftrightarrow(S P)$

Format:

| Opcode | Operands |
| :---: | :---: |
| EX | (SP), HL |
| $1 \begin{array}{llll}1 & 1 & 1\end{array}$ | 1,1 E3 |

Description:
The low order byte contained in register pair HL is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of HL is exchanged with the next highest memory address (SP+1).

M CYCLES: 5 T States: $19(4,3,4,3,5) 4 \mathrm{MHZ}$ e.t.: 4.75

Condition Bits Affected: None

Example:
If the HL register pair contains $7012 H$, the $S P$ register pair contains 8856 H , the memory location 8856 H contains the byte 11 H , and the memory location 8857 H contains the byte 22 H , then the instruction

> EX (SP),HL
will result in the $H L$ register pair containing number 2211 H , memory location 8856 H containing the byte 12 H , the memory location 8857 H containing the byte 70 H and the Stack Pointer containing 8856H.

Operation: $\mathrm{IX}_{\mathrm{H}} \leftrightarrow(\mathrm{SP}+1), \mathrm{IX}_{\mathrm{L}} \leftrightarrow(\mathrm{SP})$

## Format:



## Description:

The low order byte in Index Register IX is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of IX is exchanged with the next highest memory address (SP+1).

M CYCLES: 6 T STATES: $23(4,4,3,4,3,5) 4 \mathrm{MHZ}$ E.T.: 5.75

Condition Bits Affected: None

Example:
If the Index Register IX contains 3988 H , the $S P$ register pair contains 0100 H , the memory location 0100 H contains the byte 90 H , and memory location 0101 H contains byte 48 H , then the instruction
EX (SP),IX
will result in the IX register pair containing number 4890 H , memory location 0100 H containing 88 H , memory location 0101 H containing 39 H and the Stack Pointer containing 0100 H .

Operation: $\quad 1 Y_{H} \leftrightarrow(S P+1), I Y_{L} \leftrightarrow(S P)$

## Format:



## Description:

The low order byte in Index Register IY is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of $I Y$ is exchanged with the next highest memory address (SP+1).

M CYCLES: 6 T STATES: $23(4,4,3,4,3,5) 4$ MHZ E.T.: 5.75

Condition Bits Affected: None

Example:
If the Index Register IY contains 3988 H , the $S$ P register pair contains 0100 H , the memory location 0100 H contains the byte 90 H , and memory location 0101 H contains byte 48 H , then the instruction

$$
E X(S P), I Y
$$

will result in the $I Y$ register pair containing number 4890 H , memory location 0100 H containing 88 H , memory location 0101 H containing 39 H , and the Stack Pointer containing 0100 H .

Operation: $(D E) \leftarrow(H L), D E \leftarrow D E+1, H L \leftarrow H L+1, B C \leftarrow B C-1$
Format:
Opcode Operands

LDI


Description:
A byte of data is transferred from the memory location addressed by the contents of the HL register pair to the memory location addressed by the contents of the DE register pair. Then both these register pairs are incremented and the BC (Byte Counter) register pair is decremented.

M CYCLES: 4 I STATES: $16(4,4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Set if $B C-1 \neq 0$; reset otherwise
N: Reset
C: Not affected

## Example:

If the HL register pair contains lllly, memory location 1111 H contains contains the byte 88 H , the DE register pair contains 2222 H , the memory location 2222 H contains byte 66 H , and the BC register pair contains 7 H , then the instruction

LD I
will result in the following contents in register pairs and memory addresses:

| HL | $:$ | 1112 H |
| :---: | :---: | :---: |
| $(1111 \mathrm{H})$ | $\vdots$ | 88 H |
| DE | $:$ | 2223 H |
| $(222 \mathrm{H})$ | $:$ | 88 H |
| BC | $:$ | 6 H |

LDIR

```
Operation: \((D E) \leftarrow(H L), D E \leftarrow D E+1, H L \leftarrow H L+1, B C \leftarrow B C-1\)
```


## Format:

Opcode Operands
LDIR


## Description:

This two byte instruction transfers a byte of data from the memory location addressed by the contents of the HL register pair to the memory location addressed by the DE register pair. Then both these register pairs are incremented and the $B C$ (Byte Counter) register pair is decremented. If decrementing causes the BC to go to zero, the instruction is terminated. If $B C$ is not zero the program counter is decremented by 2 and the instruction is repeated. Interrupts will be recognized and two refresh cycless will be executed after each data transfer. Note that if $B C$ is set to zero prior to instruction execution, the instruction will loop through 64 K bytes.

For $B C=0$ :
M CYCLES: 5 T STATES: $21(4,4,3,5,5) \quad 4$ MHZ E.T.: 5.25
For $B C=0$ :
M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

$$
\begin{aligned}
\text { S: } & \text { Not affected } \\
\text { Z: } & \text { Not affected } \\
\text { H: } & \text { Reset } \\
\text { P/V: } & \text { Reset } \\
\text { N: } & \text { Reset } \\
\text { C: } & \text { Not affected }
\end{aligned}
$$

Example:
If the HL register pair contains lllly, the DE register pair contains 2222 H , the BC register pair contains 0003 H , and memory locations have these contents:

| $(1111 \mathrm{H})$ | $: 88 \mathrm{H}$ | $(2222 \mathrm{H})$ | $:$ |
| :--- | :--- | :--- | :--- |
| $(1112 \mathrm{H})$ | $: 36 \mathrm{H}$ |  |  |
| $(1113 \mathrm{H})$ | $: \mathrm{A} 5 \mathrm{H}$ | $(2223 \mathrm{H})$ | $: 59 \mathrm{H}$ |
| $(2224 \mathrm{H})$ | $:$ | C 5 H |  |

then after the execution of
LDIR
the contents of register pairs and memory locations will be:

HL : 1114H
DE : 2225 H
BC : 0000H


Operation: $(D E) \leftarrow(H L), D E \leftarrow D E-1, H L \leftarrow H L-1, B C \leftarrow B C-1$
Format:
Opcode Operands

LDD


ED


A8

Descripttion:
This two byte instruction transfers a byte of data from the memory location addressed by the contents of the HL register pair to the memory location addressed by the contents of the DE register pair. Then both of these register pairs including the BC (Byte Counter) register pair are decremented.

M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Set if $B C-1 \neq 0$;
reset otherwise
N: Reset
C: Not affected

## Example:

If the HL register pair contains llll , memory location 1111H contains the byte 88 H , the DE register pair contains 2222 H , memory location 2222 H contains byte 66 H , and the $B C$ register pair contains $7 H$, then the instruction

LDD
will result in the following contents in register pairs and memory addresses:

| HL | $:$ | 1110 H |
| ---: | ---: | ---: |
| $(1111 \mathrm{H})$ | $:$ | 88 H |
| DE | $:$ | 2221 H |
| $(222 \mathrm{H})$ | $\vdots$ | 88 H |
| BC | $:$ | 6 H |

# Operation: $(D E) \leftarrow(H L), D E \leftarrow D E-1, H L \leftarrow H L-1, B C \leftarrow B C-1$ 

## Format:

Opcode Operands
LDDR

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

This two byte instruction transfers a byte of data from the memory location addressed by the contents of the HL register pair to the memory location addressed by the contents of the DE register pair. Then both of these registers as well as the BC (Byte Counter) are decremented. If decrementing causes the $B C$ to go to zero, the instruction is terminated. If BC is not zero, the program counter is decremented by 2 and the instruction is repeated. Interrupts will be recognized and two refresh cycless will be executed after each data transfer. Note that if BC is set to zero prior to instruction execution, the instruction will loop through 64 K bytes.

For $B C=0$ :
M CYCLES: 5 T STATES: $21(4,4,3,5,5) \quad 4 \mathrm{MHZ}$ E.T.: 5.25
For $B C=0$ :
M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 4.00
Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Reset
N: Reset

Example:
If the HL register pair contains 1114 H , the DE register pair contains 2225 H , the $B C$ register pair contains 0003 H , and memory locations have these contents:

| $(1114 \mathrm{H})$ | $:$ | A 5 H | $(2225 \mathrm{H})$ |
| :--- | :--- | :--- | :--- |$: \mathrm{C} 5 \mathrm{H}$

then after the execution of

LDDR
the contents of register pairs and memory locations will be:

HL : 1111 H
DE : 2222 H
BC : 0000 H

| (1114H) | : | A5H | ( 2225 HI ) | : | A5H |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1113H) | : | 36H | ( 2224 H ) | : | 36 H |
| (1112H) | : | 88H | ( 2223 H ) |  | 88H |

Operation: $A-(H L), H L \leftarrow H L+1, B C \leftarrow B C-1$
Format:
Opcode Operands
C P I


A1

## Description:

The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. Then HL is incremented and the Byte Counter (register pair BC) is decremented.

M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4$ MHZ E.T.: 4.00

## Condition Bits Affected:

S: Set if result is negative; reset otherwise
Z: Set if $A=(H L)$; reset otherwise
H: Set if borrow from Bit 4; reset otherwise
P/V: Set if $B C-1=0$; reset otherwise
$\mathrm{N}: \quad \mathrm{Set}$
C: Not affected

## Example:

If the HL register pair contains llliH, memory location 1111 H contains 3 BH , the Accumulator contains 3 BH , and the Byte Counter contains 0001H, then after the execution of

CPI
the Byte Counter will contain 0000 H , the HL register pair will contain 1112 H , the Z flag in the F register will be set, and the $P / V$ flag in the $F$ register will be reset. There will be no effect on the contents of the Accumulator or address 1111 H .

Operation: $A-(H L), H L \leftarrow H L+1, B C \leftarrow B C-1$

## Format:

Opcode Operands
CPIR


ED


B1

Description:
The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The $H L$ is incremented and the Byte Counter (register pair $B C$ ) is decremented. If decrementing causes the $B C$ to go to zero or if $A=(H L)$, the instruction is terminated. If $B C$ is not zero and $A=(H L)$, the program counter is decremented by 2 and the instruction is repeated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B C$ is set to zero before instruction execution, the instruction will loop through 64 K bytes, if no match is found.

For $B C=0$ and $A=(H L)$ :
M CYCLES: 5 T STATES: $21(4,4,3,5,5) \quad 4 \mathrm{MHZ}$ E.T.: 5.25
For $B C=0$ or $A=(H L):$
M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

## Condition Bits Affected:

```
    S: Set if result is negative;
                        reset otherwise
    Z: Set if A=(HL);
        reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
P/V: Set if BC-l=0;
        reset otherwise
    N: Set
    C: Not affected
```

Example:

If the HL register pair contains lllit, the Accumulator contains F3H, the Byte Counter contains 0007 H , and memory locations have these contents:

| $(1111 H)$ | $:$ | $52 H$ |
| :--- | :--- | :--- |
| $(1112 H)$ | $:$ | 00 H |
| $(1113 H)$ | $:$ | $F 3 H$ |

then after the execution of

CPIR
the contents of register pair HL will be 1114 H , the contents of the Byte Counter will be 0004 H , the $\mathrm{P} / \mathrm{V}$ flag in the $F$ register will be set and the $Z$ fiag in the $F$ register will be set.

Operation: $A-(H L), H L \leftarrow H L-1, B C \leftarrow B C-1$

## Format:

Opcode $\quad$ Operands
CPD


## Description:

The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The HL and the Byte Counter (register pair BC) are decremented.

M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4$ MHZ E.T.: 4.00

Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if A=(HL);
        reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
    P/V: Set if BC-1=0;
        reset otherwise
            N: Set
            C: Not Affected
```


## Example:

If the HL register pair contains llll , memory location llliH contains $3 B H$, the Accumulator contains $3 B H$, and the Byte Counter contains 0001H, then after the execution of

## C PD

the Byte Counter will contain 0000 H , the HL register pair will contain 1110 H , the Z flag in the register will be set, and the $P / V$ flag in the F register will be reset. There will be no effect on the contents of the Accumulator or address 1111 H .

Operation: $A-(H L), H L \leftarrow H L-1, B C \leftarrow B C-1$

## Format:

Opcode Operands
CPDR


Description:
The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The HL and BC (Byte Counter) register pairs are decremented. If decrementing causes the BC to go to zero or if $A=(H L)$, the instruction is terminated. If BC is not zero and $A=$ (HL), the program counter is
decremented by 2 and the instruction is repeated. Interrupts will be recognized and two refresh cycless will be executed after each data transfer. Note that if BC is set to zero prior to instruction execution, the instruction will loop through 64 K bytes, if no match is found.

For $B C=0$ and $A=(H L):$
M CYCLES: 5 T STATES: $21(4,4,3,5,5) \quad 4$ MHZ E.T.: 5.25
For $B C=0$ or $A=(H L):$
M CYCLES: 4 T STATES: $16(4,4,3,5)$ 4 MHZ E.T.: 4.00

## Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: bet if A= (HL);
        reset otherwise
    H: Set if borrow from
    B1t 4; reset otherwise
P/V: Set if BC-l=0;
    reset otherwise
N: Set
C: Not affected
```


## Example:

If the $H L$ register pair contains 1118 H , the Accumulator contains $F 3 H$, the Byte Counter contains 0007 H , and memory locations have these contents:
(1118H): 52H
(1117H): 00H
(1116H) : F3H
then after the execution of

CPD R
the contents of register pair HL will be 1115 H , the contents of the Byte Counter will be 0004 H , the $\mathrm{P} / \mathrm{V}$ flag in the $F$ register will be set, and the $Z$ flag in the $F$ register will be set.
-8 BIT ARITHETIC AND LOGICAL GROUP-

## Example:

If the contents of the Accumulator are 44 H , and the contents of register $C$ are $11 H$, after the execution of ADD A, C
the contents of the Accumulator will be 55 H ,

Operation: $\quad A \leftarrow A+n$
Format:


## Description:

The integer $n$ is added to the contents of the Accumulator and the results are stored in the Accumulator.

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise
N: Reset
C: Set if carry from
Bit 7; reset otherwise

Example:
If the contents of the Accumulator are 23 H , after the execution of

ADD A,33H
the contents of the Accumulator will be 56 H .

Operation: $A \leftarrow A+(H L)$

## Format:



Description:
The byte at the memory address specified by the contents of the HL register pair is added to the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ} \mathrm{E} . \mathrm{T} .: 1.75$
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise
N: Reset
C: Set if carry from
Bit 7; reset otherwise
Example:
If the contents of the Accumulator are $A O H$, and the content of the register pair HL is 2323 H , and memory location 2323 H contains byte 08 H , after the execution of

$$
\text { ADD } A,(H L)
$$

the Accumulator will contain A8H.

## $A \square \square \quad A, \quad(I X+d)$

Operation: $A \leftarrow A+(I X+d)$

## Format:

$\frac{\text { Opcode }}{\text { ADD }} \quad \frac{\text { Operands }}{A,(I X+d)}$



## Description:

The contents of the Index Register (register pair IX) is added to a two's complement displacement do point to an address in memory. The contents of this address is then added to the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 5 T STATES: $19(4,4,3,5,3) \quad 4$ MHZ E.T.: 4.75

## Condition Bits Affected:

- S: Set if result is negative;
reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise
N: Reset
C: Set if carry from Bit 7; reset otherwise


## Example:

If the Accumulator contents are IlH, the Index Register IX contains 1000 H , and if the content of memory location

1005 H is 22 H , after the execution of ADD A, (IX+5H)
the contents of the Accumulator will be 33 H .

## $A \square \square$

Operation: $A \leftarrow A+(1 Y+d)$

## Format:

$\frac{\text { Opcode }}{\text { ADD }} \quad \frac{\text { Operands }}{A,(I Y+d)}$


FD

86


Description:
The contents of the Index Register (register pair IY) is added to a two's complement displacement d to point to an address in memory. The contents of this address is then added to the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 5 T STATES: $19(4,4,3,5,3) \quad 4 \mathrm{MHZ}$ E.T.: 4.75

## Condition Bits Affected:

> S: Set if result is negative; reset otherwise
> Z: Set if result is zero; reset otherwise
> H: Set if carry from
> Bit 3; reset otherwise
> P/V: Set if overflow;
> reset otherwise
> N: Reset
> C: Set if carry from bit 7;
> reset otherwise

## Example:

If the Accumulator contents are lif, the Index Register pair IY contains 1000 H , and if the content of memory
location 1005 H is 22 H , after the execution of ADD A, (IY+5H)
the contents of the Accumulator will be 33 H .

Operation: $A \leftarrow A+s+C Y$
Format:

Opcode
ADC

Operands
A,s

The $s$ operand is any of $r, n,(H L)$, (IX+d) or (IY+d) as defined for the analogous ADD instruction. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  | $\mathbf{r}$ |
| :---: | :---: | :---: |
| B |  | 000 |
| C | 001 |  |
| D |  | 010 |
| E | 011 |  |
| H |  | 100 |
| L | 101 |  |
| A | 111 |  |

Description:

| INSTRUCTION | M CYCLES | T StATES | 4 MHZ | E. T. |
| :---: | :---: | :---: | :---: | :---: |
| ADC A,r | 1 | 4 | 1.00 |  |
| ADC A, n | 2 | $7(4,3)$ | 1.75 |  |
| ADC A, (HL) | 2 | $7(4,3)$ | 1.75 |  |
| ADC A, (IX+d) | 5 | 19(4,4,3,5,3) | 4.75 |  |
| ADC A, (IY+d) | 5 | 19(4,4,3,5,3) | 4.75 |  |
| Condition Bit | Affected |  |  |  |

$$
\begin{aligned}
& \text { S: Set if result is negative; } \\
& \text { reset otherwise } \\
& \text { Z: Set if result is zero; } \\
& \text { reset otherwise } \\
& \text { H: Set if carry from } \\
& \text { Bit 3; reset otherwise } \\
& \text { P/V: Set if overflow; } \\
& \text { reset otherwise } \\
& \text { N: Reset } \\
& \text { C: Set if carry from } \\
& \text { Bit 7; reset otherwise }
\end{aligned}
$$

Example:
If the Accumulator contains 16 H , the Carry Flag is set, the HL register pair contains 6666 H , and address 6666 H contains $10 H$, after the execution of

$$
\text { ADC } A,(H L)
$$

the Accumulator will contain 27 H .

Operation: $A \leftarrow A-s$
Format:

Opcode
SUB

Operands
$s$

The $s$ operand is any of $r, n,(H L)$, (IX+d) or (IY+d) as defined for the analogous ADD instruction. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register | $\underline{r}$ |
| :---: | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
The s operand is subtracted from the contents of the Accumulator, and the result is stored in the Accumulator.

| INS | RUCTION | M | CYCLES | T STATES | $4 \mathrm{MHZ} \mathrm{E.T}$. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUB | r | 1 |  | 4 | 1.00 |
| SUB | n | 2 |  | $7(4,3)$ | 1.75 |
| SUB | ( HL) | 2 |  | $7(4,3)$ | 1.75 |
| SUB | ( I X +d ) | 5 |  | $19(4,4,3,5,3)$ | 4.75 |
| SUB | ( I Y + d ) | 5 |  | $19(4,4,3,5,3)$ | 4.75 |

Condition Bits Affected:

| S: | Set if result is negative; |
| ---: | :--- |
|  | reset otherwise |
| Z: $\quad$ | Set if result is zero; |
|  | reset otherwise |
| H: $\quad$ | Set if borrow from |
|  | Bit 4; reset otherwise |
| P/V: $\quad$ | Set if overflow; |
|  | reset otherwise |
| N: $\quad$ | Set |
| C: $\quad$ | Set if borrow; |
|  | reset otherwise |

Example:
If the Accumulator contains 29 H and register D contains llH, after the execution of

SUB D
the Accumulator will contain 18 H .

Operation: $A \leftarrow A-s-C Y$
Format:

Opcode
SBC

Operands
A,s

The s operand is any of $r, n,(H L),(I X+d)$ or (IY+d) as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register | $\underline{r}$ |
| :---: | ---: | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
The s operand, along with the Carry Flag ("C" in the F register) is subtracted from the contents of the Accumulator, and the result is stored in the Accumulator.


## Condition Bits Affected:

S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if borrow from Bit 4; reset otherwise
P/V: Set if overflow; reset otherwise
$N: \quad$ Set
C: Set if borrow; reset otherwise

## Example:

If the Accumulator contains 16 H , the carry flag is set, the HL register pair contains 3433 H , and address 3433 H contains 05 H , after the execution of

SBC A, (HL)
the Accumulator will contain 10 H .

Operation: $A \leftarrow A \wedge s$
Format:
$\frac{\text { Opcode }}{\text { AND }} \quad \frac{\text { Operands }}{s}$

The s operand is any of $r, n,(H L)$, (IX+d) or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:


* $r$ identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  |
| :---: | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
A logical AND operation is performed between the byte specified by the $s$ operand and the byte contained in the Accumulator; the result is stored in the Accumulator.


## Condition Bits Affected:

```
            S: Set if result is negative;
            reset otherwise
            Z: Set if result is zero;
            reset otherwise
            H: Set
P/V: Set if parity even;
            reset otherwise
            N: Reset
            C: Reset
```


## Example:

If the $B$ register contains $7 B H$ ( 0111 1011) and the Accumulator contains C3H (1100 0011) after the execution of

AND B
the Accumulator will contain 43H (01000011).

Operation: $A \leftarrow A \vee s$
Format:

Opcode
OR

Operands
s

The $s$ operand is any of $r, n,(H L)$, (IX+d) or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  | $\underline{r}$ |
| :---: | :---: | ---: |
|  |  |  |
| B |  | 000 |
| C | 001 |  |
| D | 010 |  |
| E | 011 |  |
| H | 100 |  |
| L | 101 |  |
| A | 111 |  |

Description:


| S: | Set if result is negative; |
| ---: | :--- |
| Z: | reset otherwise |
| Het if result is zero; |  |
| H: | reset otherwise |
| P/V: | Set if parity even; |
| N: | reset otherwise |
| C $:$ | Reset |

Example:
If the $H$ register contains $48 \mathrm{H}(010001000)$ and the Accumulator contains $12 \mathrm{H}(00010010)$ after the execution of

OR H
the Accumulator will contain 5AH (01011010).

Operation: $A \leftarrow A \oplus S$

## Format:

Opcode
XOR

Operands
s

The s operand is any of $r, n$, ( $H L$ ), ( $I X+d$ ) or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

Register $\underline{r}$

| B | 000 |
| :--- | :--- |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:

| INSTRUCTION | M CYCLES | T STATES | 4 MHZ | E.T. |
| :---: | :---: | :---: | :---: | :---: |
| XOR r | 1 | 4 | 1.00 |  |
| XOR n | 2 | $7(4,3)$ | 1.75 |  |
| XOR (HL) | 2 | $7(4,3)$ | 1.75 |  |
| XOR (IX+d) | 5 | $19(4,4,3,5,3)$ | 4.75 |  |
| XOR (IY+d) | 5 | $19(4,4,3,5,3)$ | 4.75 |  |

Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Reset
P/V: Set if parity even; reset otherwise
N: Reset
C: Reset
Example:
If the Accumulator contains 96H (10010110), after the execution of

XOR 5DH (Note: 5DH = 01011101)
the Accumulator will contain CBH (11001011).

Operation: A-s
Format:
Opcode
CP

## Operands

$\mathbf{s}$

The $s$ operand is any of $r, n,(H L)$, (IX+d) or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H$, $L$ or $A$ assembled as follows in the object code field above:

| Register | $\underline{r}$ |
| :---: | ---: | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
The contents of the operand are compared with the contents of the Accumulator. If there is a true compare, the $Z$ flag is set. The execution of this instruction does not affect the contents of the Accumulator.

| INSTRUCTION | M CYCLES | T STATES | $4 \mathrm{MHZ} \mathrm{E.T}$. |
| :---: | :---: | :---: | :---: |
| CP r | 1 | 4 | 1.00 |
| CP n | 2 | $7(4,3)$ | 1.75 |
| CP (HL) | 2 | $7(4,3)$ | 1.75 |
| CP ( C X + d) | 5 | $19(4,4,3,5,3)$ | 4.75 |
| CP ( I Y + d) | 5 | 19(4,4,3,5,3) | 4.75 |

## Condition Bits Affected:

```
    S: Set if result is negative;
    reset otherwise
    Z: Set if result is zero;
    reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
        P/V: Set if overflow;
        reset otherwise
        N: Set
    C: Set if borrow;
        reset otherwise
```


## Example:

If the Accumulator contains 63H, the HL register pair contains 6000 H and memory location 6000 H contains 60 H , the instruction

$$
C P \text { (HL) }
$$

will result in the $P / V$ flag in the $F$ register being reset.

Operation: $r \leftarrow r+1$

## Format:

$\frac{\text { Opcode }}{\text { INC }} \quad \frac{\text { Operands }}{r}$

| 0 | $0 \underset{1}{\top}$ | $r$ | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Description:
Register $r$ is incremented. $r$ identifies any of the registers $A, B, C, D, E, H$ or $L$, assembled as follows in the object code.

| Register |  | $r$ |
| :---: | :---: | :---: |
| A |  |  |
| B |  | 000 |
| C |  | 001 |
| D | 010 |  |
| E | 011 |  |
| H | 100 |  |
| L |  | 101 |

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: $\mathbf{1 . 0 0}$
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if $r$ was 7 FH before operation; reset otherwise
N: Reset
C: Not affected

Example:
If the contents of register $D$ are 2811 , after the execution of

INC D
the contents of register $D$ will be 29 H .

Operation: $\quad(H L) \leftarrow(H L)+1$
Format:

Opcode
INC

Oper ands
(HL)

| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |34

Description:
The byte contained in the address specified by the contents of the $H L$ register pair is incremented.

M CYCLES: 3 T STATES: $11(4,4,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if (HL) was 7FH before operation; reset otherwise
N: Reset
C: Not Affected
Example:
If the contents of the HL register pair are 3434 H , and the contents of address 3434 H are 82 H , after the execution of

INC (HL)
memory location 3434 H will contain 83 H .

## INC $[1 X+d]$

Operation: $(I X+d) \leftarrow(I X+d)+1$
Format:


Description:
The contents of the Index Register IX (register pair IX) are added to a two's complement displacement integer d to point to an address in memory. The contents of this address are then incremented.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4 \mathrm{MHZ} \mathrm{E} . \mathrm{T} .: 5.75$
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if (IX+d) was 7FH before operation; reset otherwise
N: Reset
$C: \quad$ Not affected

Example:
If the contents of the Index Register pair IX are 2020 H , and the memory location 2030 H contains byte 34 H , after the execution of

INC ( $\mathrm{IX}+10 \mathrm{H}$ )
the contents of menory location 2030 H will be 35 H .

Operation: $(I Y+d) \leftarrow(1 Y+d)+1$
Format:
$\frac{\text { Opcode }}{\text { INC }} \quad \frac{\text { Operands }}{(I Y+d)}$


Description:
The contents of the Index Register IY (register pair IY) are added to a two's complement displacement integer d to point to an address in memory. The contents of this address are then incremented.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4 \mathrm{MHZ}$ E.T.: 5.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if (IY+d) was 7FH before operation; reset otherwise
N: Reset
C: Not Affected

Example:
If the contents of the Index Register pair IY are 2020 H , and the memory location 2030 H contain byte 34 H , after the execution of

## INC ( $\mathrm{I} Y+10 \mathrm{H}$ )

the contents of memory location 2030 H will be 35 H .
-GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS-

| Register | $\underline{r}$ |
| :---: | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

| INS | RUCTION | M | CYCLES | T STATES | 4 | MHZ | E.T. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEC | r | 1 |  | 4 |  | . 00 |  |
| DEC | (HL) | 3 |  | $11(4,4,3)$ |  | . 75 |  |
| DEC | ( IX+d) | 6 |  | $23(4,4,3,5,4,3)$ |  | . 75 |  |
| DEC | ( I Y + d ) | 6 |  | $23(4,4,3,5,4,3)$ |  | . 75 |  |

## Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
\text { H: } \quad & \text { Set if borrow from } \\
& \text { Bit 4, reset otherwise } \\
\text { P/V: } \quad & \text { Set if m was 8oH before } \\
& \text { operation; reset otherwise } \\
\mathrm{N}: \quad & \text { Set } \\
\text { C: }: & \text { Not affected }
\end{aligned}
$$

Example:
If the $D$ register contains byte $2 A H$, after the execution of

DEC D
register $D$ will contain 29H.

## Condition Bits Affected:

```
            S: Set if most significant bit
                                of Acc. is 1 after operation;
                                reset otherwise
            Z: Set if Acce is zero after operation;
                        reset otherwise
            H: See instruction
P/V: Set if Acc. is even parity after
                operation; reset otherwise
                    N: Not affected
                    C: See instruction
```

Example:
If an addition operation is performed between 15 (BCD) and 27 ( $B C D$ ), simple decimal arithmetic gives this result:

$$
\begin{array}{r}
15 \\
+27 \\
\hline 42
\end{array}
$$

But when the binary representations are added in the Accumulator according to standard binary arithmetic,

$$
\begin{array}{rr}
0001 & 0101 \\
+0010 & 0111 \\
\hline 0011 & 1100
\end{array}
$$3C

the sun is ambiguous. The DAA instruction adjusts this result so that the correct $B C D$ representation is obtained:

$$
\begin{array}{rl}
0011 & 1100 \\
+0000 & 0110 \\
\hline 0100 & 0010=42
\end{array}
$$

## Operation:

$\qquad$
Format:
Opcode
DAA

| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:
This instruction conditionally adjusts the Accumulator for $B C D$ addition and subtraction operations. For addition (ADD, ADC, INC) or subtraction (SUB, SBC,DEC,NEG), the following table indicates the operation performed:


[^0]Operation: $A \leftarrow 0-A$

## Format:

> Opcode

NEG


Description:
The contents of the Accumulator are negated (two's complement). This is the same as subtracting the contents of the Accumulator from zero. Note that 80 H is left unchanged.

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00

Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if borrow from Bit 4; reset otherwise
P/V: Set if Acc. was 80 H before operation; reset otherwise
N: Set
C: Set if Acc. was not 00 H before operation; reset otherwise

Operation: $\quad \mathbf{A} \leftarrow \overline{\mathbf{A}}$
Format:
Opcode
CPL


Description:
The contents of the Accumulator (register A) are inverted ( 1 's complement).

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set
P/V: Not affected
N: Set
C: Not affected

## Example:

If the contents of the Accumulator are 10110100 , after the execution of

CPL
the Accumulator contents will be 01001011.

Operation: $\quad C Y \leftarrow \overline{C Y}$

## Format:

Opcode

CCF


Description:
The Carry fiag in the $F$ register is inverted.
M CYCLES: 1 T STATES: 4 MHZ E.T.: 1.00

Condition Bits Affected:

| S: | Not affected |
| ---: | :--- |
| Z: | Not affected |
| H: | Previous carry will be copied |
| P/V: | Not affected |
| N: | Reset |
| C: | Set ifficy was o before |
|  | Operation; reset otherwise |

## Example:

If the contents of the Accumulator are

| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
NEG
the Accumulator contents will be

| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: -
Format:

## Opcode

NOP

| 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

00

Description:
The CPU performs no operation during this machine cycle. M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00 Condition Bits Affected: None

## Operation: $C Y \leftarrow 1$

Format:
Opcode
SCF

| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:
The Carry flag in the $F$ register is set.
M CYCLES: 1 T STATES: 4 4 MHZ E.T.: 1.00
Condition Bits Affected:
s: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Set

Operation: $\operatorname{IFF} \leftarrow 0$
Format:
Opcode
DI


F3

## Description:

DI disables the maskable interrupt by resetting the interrupt enable flip-flops(IFFl and IFF2). Note that this instruction disables the maskable interrupt during its execution.

M CYCLES: 1 T STATES: 4 $4 \mathrm{MHZ} \mathrm{E} . \mathrm{T} .: 1.00$
Condition Bits Affected: None
Example:
When the CPU executes the instruction DI
the maskable interrupt is disabled until it is subsequently re-enabled by an EI instruction. The CPU will not respond to an Interrupt Request (INT) signal.

Operation:
Format:
Opcode
HALT

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

76

Description:
The HALT instruction suspends CPU operation until a subsequent interrupt or reset is received. While in the halt state, the processor will execute NOP's to maintain memory refresh logic.

M CYCLES: 1 T STATES: 4 4 MHZ E.T.: 1.00
Condition Bits Affected: None

Operation:

## Format:



IM 0


Description:
The IM 0 instruction sets interrupt mode 0. In this mode the interrupting device can insert any instruction on the data bus for execution by the CPU. The first byte of a multi-byte instruction is read during the interrupt acknowledge cycle. Subsequent bytes are read in by a normal memory read sequence.

```
M CYCLES: 2 T STATES: 8(4,4) 4 MHZ E.T.: 2.00
```

Condition Bits Affected: None

Operation: $I F F \leftarrow 1$

## Format:

Opcode
EI


## Description:

The enable interrupt instruction will set both interrupt enable flip flops (IFFl and IFF2) to a logic '1" allowing recognition of any maskable interrupt. Note that during the execution of this instruction and the following instruction, maskable interrupts will be disabled.

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00
Condition Bits Affected: None
Example:
When the CPU executes instruction
EI
RETI
the maskable interrupt will be enabled after the execution of the RETI instruction.

Operation:
Format:

Opcode Operands
IM

2


ED

$5 E$

Description:
The IM 2 instruction sets the vectoreed interrupt mode 2. This mode allows an indirect call to any memory location by an 8 bit vector supplied from the peripheral device. This vector then becomes the least significant 8 bits of the indirect pointer while the I register in the CPU provides the most significant 8 bits. This address points to an addreess in a vector table which is the starting address for the interrupt service routine.

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00
Condition Bits Affected: None

Operation: -

## Format:

Opcode
IM

Operands
1


## ED

56

## Description:

The IM instruction sets interrupt mode 1 . In this mode the processor will respond to an interrupt by executing a restart to location 0038 H .

M CYCLES: 2 T STATES: 8(4,4) 4 MHZ E.T.: 2.00
Condition Bits Affected: None
-16 BIT ARITHMEIIC GROUP-

Example:
If register pair $H L$ contains the integer 4242 H and register pair DE contains llllH, after the execution of ADD HL, DE
the HL register pair will contain 5353H.

Operation: $H L \leftarrow H L+s s$
Format:


Description:
The contents of register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) are added to the contents of register pair HL and the result is stored in HL. Operand ss is specified as follows in the assembled object code.


M CYCLES: 3 T STATES: $11(4,4,3) \quad 4 \mathrm{MHZ} \mathrm{E} . \mathrm{T} .: 2.75$

Condition Bits Affected:

| S: | Not affected |
| ---: | :--- |
| Z: | Not affected |
| H: | Set if carry out of |
| P/V: | Bit ll; reset otherwise |
| N: | Net affected |
| C: | Set if carry from |
|  | Bit lif; reset otherwise |

                Not affected
                Not affected
                Set if carry out of
                Bit ll; reset otherwise
    P/V: Not affected
N: Reset
C: Set if carry from
Bit 15; reset otherwise

## Example:

If the register pair BC contains 2222 H , register pair HL contains 5437 H and the Carry Flag is set, after the execution of

ADC HL, BC
the contents of HL will be 765AH.

## Operation: $H L \leftarrow H L+s s+C Y$

Format:


Description:
The contents of register pair ss (any of register pairs BC,DE, HL or SP) are added with the Carry Flag (C flag in the $F$ register) to the contents of register pair HL, and the result is stored in HL. Operand ss is specified as follows in the assembled object code.


M CYCLES: 4 T STATES: $15(4,4,4,3) 4$ MHZ E.T. $\mathbf{~} \mathbf{3 . 7 5}$

Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry out of
Bit 11; reset otherwise
P/V: Set if overflow;
reset otherwise
N: Reset
C: Set if carry from Bit 15 ; reset otherwise

## Example:

If the contents of the HL register pair are 9999 H , the contents of register pair DE are llllH, and the Carry Flag is set, after the execution of

SBC HL, DE
the contents of HL will be 8887 H .

## Operation: HL<HL-ss-CY

## Format:

$\frac{\text { Opcode }}{\text { SBC }} \quad \frac{\text { Operands }}{H L, s s}$


ED


Description:
The contents of the register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) and the Carry Flag (C flag in the F register) are subtracted from the contents of register pair HL and the result is stored in HL. Operand ss is specified as follows in the assembled object code.
$\frac{\text { Register }}{\text { Pair }}$ ss
BC 00
DE 01
HL 10
SP 11

M CYCLES: 4 T STATES: $15(4,4,4,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.75
Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
\text { H: } & \text { Set if a borrow from } \\
& \text { Bit l2;reset otherwise } \\
\text { P/V: } & \text { Set if overflow; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Set } \\
\text { C: } & \text { Set if borrow; } \\
& \text { reset otherwise }
\end{aligned}
$$

Example:
If the contents of Index Register IX are 333 H and the contents of register pair BC are $5555 H$, after the execution of

ADD IX,BC
the contents of IX will be 8888 H .

Operation: $I X \leftarrow I X+p p$
Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| ADD | IX, |  |
|  |  |  |
| $0$ |  |  |

Description:
The contents of register pair pp (any of register pairs $B C, D E, I X$ or $S P$ ) are added to the contents of the Index Register IX, and the results are stored in IX. Operand pp is specified as follows in the assembled object code.

| $\frac{\text { Register }}{}$ |  |
| :--- | :--- |
| $\underline{\text { Pair }}$ | $\underline{p p}$ |
|  |  |
| BC | 00 |
| DE | 01 |
| IX | 10 |
| SP | 11 |

M CYCLES: 4 T STATES: $15(4,4,4,3) 4 \mathrm{MHZ}$ E.T. $: 3.75$

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set if carry out of
Bit ll; reset otherwise
P/V: Not affected
N: Reset
C: Set if carry from
Bit 15 ; reset otherwise

Example:
If the contents of Index Register IY are 333 H and the contents of register pair BC are 555 H , after the execution of

ADD IY, BC
the contents of $I Y$ will be 8888 H .

## ADD lY, rr

Operation: $\quad I Y \leftarrow I Y+r r$
Format:


Description:
The contents of register pair rr (any of register pairs $B C, D E, I Y$ or $S P$ ) are added to the contents of Index Register IY, and the result is stored in IY. Operand rr is specified as follows in the assembled object code.


M CYCLES: 4 T STATES: $15(4,4,4,3) 4$ MHZ E.T.: 3.75

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set if carry out of
Bit li; reset otherwise
P/V: Not affected
N: Reset
C: Set if carry from
Bit 15 ; reset otherwise

Operation: $I X \leftarrow I X+1$
Format:


Description:
The contents of the Index Register IX are incremented. M CYCLES: 2 T STATES: $10(4,6) 4 \mathrm{MHZ}$ E.T.: 2.50

Condition Bits Affected: None

Example:
If the Index Register IX contains the integer 3300 H after the execution of

INC IX
the contents of Index Register IX will be 3301 H .

```
Operation: ss }
Format:
\(\frac{\text { Opcodes }}{\text { INC }} \quad\) Operands
|0
Description:
The contents of register pair ss (any of register pairs \(B C\), \(D E, H L\) or \(S P\) ) are incremented. Operand ss is specified as follows in the assembled object code.
\begin{tabular}{ll}
\(\frac{\text { Register }}{\text { Pair }}\) & \\
\cline { 1 - 2 } & ss \\
BC & 00 \\
DE & 01 \\
HL & 10 \\
SP & 11
\end{tabular}
M CYCLES: 1 T STATES: 6 4 MHZ E.T. 1.50
Condition Bits Affected: None
```

Example:
If the register pair contains 1000 H , after the execution of

## INC HL

HL will contain 1001H.

Operation: ss $\leftarrow$ ss $\mathbf{- 1}$
Format:
$\frac{\text { Opcode }}{\text { DEC }} \quad \frac{\text { Operands }}{\text { ss }}$

| 0 | 0 | s | s | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

Description:
The contents of register pair ss (any of the register pairs BC,DE,HL or SP) are decremented. Operand ss is specified as follows in the assembled object code.

| Pair |  | ss |
| :---: | :---: | :---: |
|  |  |  |
| BC |  | 00 |
| DE |  | 01 |
| HL |  | 10 |
| SP |  | 11 |

M CYCLES: 1 T STATES: 64 MHZ E.T.: 1.50
Condition Bits Affected: None

Example:
If register pair HL contains 1001 H , after the execution of

DEC HL
the contents of HL will be 1000 H .

Operation: $I Y \leftarrow I Y+1$

## Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| INC | IY |  |
| 1 1 1 1 1 1 0 1 |  | FD |
| $\begin{array}{llllllllll} \hline 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\ \hline \end{array}$ |  | 23 |

Description:
The contents of the Index Register IY are incremented. M CYCLES: 2 T STATES: $10(4,6) \quad 4$ MHZ E.T.: 2.50

Condition Bits Affected: None

Example:

If the contents of the Index Register are 2977 H , after the execution of

INC IY
the contents of Index Register IY will be 2978H.

Operation: $I Y \leftarrow I Y-1$
Format:


Description:
The contents of the Index Register IY are decremented. M CYCLES: 2 T STATES: $10(4,6) \quad 4 \mathrm{MHZ}$ E.T.: 2.50 Condition Bits Affected: None

Example:
If the contents of the Index Register IY are 7649 H , after the execution of

DEC IY
the contents of Index Register IY will be 7648 H .

Operation: $\quad|X \leftarrow| X-1$
Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| DEC | IX |  |
|  |  |  |
| $0^{\top} 0^{\top} 1^{\top}$ 0 1 $0^{\top}$ 1 1 |  | 2B |

Description:
The contents of Index Register IX are decremented.
M CYCLES: 2 T STATES: $10(4,6) \quad 4$ MHZ E.T.: 2.50
Condition Bits Affected: None

Example:
If the contents of Index Register IX are 2006H, after the execution of

DEC IX
the contents of Index Register IX will be 2005H.
-ROTATE AND SHIFT GROUP-

Example:
If the contents of the Accumulator are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

## RLCA

the contents of the Accumulator and Carry Flag will be $\begin{array}{lllllllll}\text { C } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

## Operation:



Format:

> Opcode Operands

RLCA


07

Description:
The contents of the Accumulator (register A) are rotated left one bit position. The sign bit (bit 7) is copied into the Carry Flag and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 1 T STATES 44 MHZ E.T.: 1.00
Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Data from Bit 7 of Acc.

## Example:

If the contents of the Accumulator and the Carry flag are

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |

after the execution of
RLA
the contents of the Accumulator and the Carry flag will be

$$
\begin{array}{lllllllll}
\text { C } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:
Opcode
Operands
R LA

| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:
The contents of the Accumulator (register A) are rotated left one bit position through the Carry Flag. The previous content of the Carry Flag is copied into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: 44 MHZ E.T.: 1.00
Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Data fron Bit 7 of Acc.

Example:
If the contents of the Accumulator are
7
7 6

After the execution of
RRCA
the contents of the Accumulator and the Carry Flag will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

## Operation:

## $\rightarrow 7 \rightarrow 0$

Format:
Opcode Operands
RRCA


Description:
The contents of the Accumulator (register A) are rotated right one bit position. Bit 0 is copied into the Carry Flag and also into bit 7. Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: $4 \quad 4 \mathrm{MHZ}$ E.T.: 1.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Data from Bit 0 of Acc.

Example:
If the contents of the Accumulator and the Carry Flag are

$$
\begin{array}{|c|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & \mathrm{C} \\
\begin{array}{|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 0 & 0 & 0 \\
\hline
\end{array}
\end{array}
$$

after the execution of
RRA
the contents of the Accumulator and the Carry Fiag will be
$\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & C\end{array}$

| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:
Opcode Operands
RRA

$1 F$

## Description:

The contents of the Accumulator (register A) are rotated right one bit position through the Carry Flag. The previous content of the Carry Flag is copied into bit 7. Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: 4 MHZ E.T.: 1.00
Condition Bits Affected:
S: Not affected
2: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Data from Bit 0 of Acc.

Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
\text { Z: } & \text { reset otherwise } \\
& \text { Set if result is zero; } \\
\text { H: } & \text { Reset otherwise } \\
\text { P/V: } & \text { Set if parity even; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Reset } \\
\text { C: } & \text { Data from Bit } 7 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of register $r$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

after the execution of

$$
\text { RLC } \mathbf{r}
$$

the contents of register $r$ and the Carry Flag will be


Operation:


Format:
$\frac{\text { Opcode }}{\text { RLC }} \quad \frac{\text { Operands }}{r}$


Description:
The contents of register $r$ are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and also into bit 0. Operand $r$ is specified as follows in the assembled object code:

| Register |  | $\underline{r}$ |
| :---: | :---: | :---: |
| B |  | 000 |
| C |  | 001 |
| D |  | 010 |
| E |  | 011 |
| H |  | 100 |
| L |  | 101 |
| A |  | 111 |

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00

Example:
If the contents of the HL register pair are 2828 H , and the contents of memory location 2828 H are

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of RLC (HL)
the contents of memory location 2828 H and the Carry Flag will be

$$
\begin{array}{lllllllll}
\text { C } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:

(HL)

## Format:



CB


06

Description:
The contents of the memory address specified by the contents of register pair HL are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 4 T STATES: $15(4,4,4,3) \quad 4$ MHZ E.T.: 3.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Reset
P/V: Set if parity even; reset otherwise
N: Reset
C: Data from Bit 7 of source register

## Examp1e:

If the contents of the Index Register IX are 1000 H , and the contents of memory location 1022 H are

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

after the execution of
RLC (IX+2H)
the contents of memory location 1002 H and the Carry Flag will be


Operation:


## Format:

$\frac{\text { Opcode }}{\text { RLC }} \quad \frac{\text { Operands }}{(I X+d)}$



CB


06

Description:
The contents of the memory address specified by the sum of the contents of the Index Register IX and a two's complement displacement integer d, are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and also into bit 0 . Bit 0 is the least significant bit.

M CyCles: 6 T States: $23(4,4,3,5,4,3) 4 \mathrm{MHZ}$ e.t.: 5.75
Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Reset
P/V: Set if parity even;
reset otherwise
N: Reset
C: Data from Bit 7 of
source register

Example:
If the contents of the Index Register IY are $1000 H$, and the contents of memory location 1002 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

after the execution of
RLC (IY+2H)
the contents of memory location 1002 H and the Carry Flag will be

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

## RLC [IY+d]

Operation:


Format:

Opcode
RLC

Operands
( $\mathrm{I} Y+\mathrm{d}$ )




06

## Description:

The contents of the memory address specified by the sum of the contents of the Index Register IY and a two's complement displacement integer d are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4 \mathrm{MHZ}$ E.T.: 5.75

## Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if result is zero;
        reset otherwise
    H: Reset
P/V: Set if parity even;
        reset otherwise
    N: Reset
    C: Data from Bit }7\mathrm{ of
        source register
```

RL ( $I Y+d$ )


CB


16
*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code above:

Register $\quad \underline{r}$

| B | 000 |
| :--- | :--- |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 011 |
| L | 101 |
| A | 111 |

## Description:

The contents of the $m$ operand are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and the previous content of the Carry Flag is copied into bit 0 .

INSTRUCTION M CYCLES TSTATES 4 MHZ E.T.

RL r
RL (HL)
2
RL (IX+d) 6
$R L(I Y+d) \quad 6$

| $8(4,4)$ | 2.00 |
| :--- | :--- |
| $15(4,4,4,3)$ | 3.75 |
| $23(4,4,3,5,4,3)$ | 5.75 |
| $23(4,4,3,5,4,3)$ | 5.75 |

## Operation:



Format:

Opcode
RL

Operands
m

The $m$ operand is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

RL $\mathbf{r}$


CB


RL (HL)



RL (IX+d)




Format:

Opcode
RRC

Operands

In

The m operand is any of $r,(H L)$, (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

RRC r


CB

RRC (HL)
CB


RRC (IX+d)


DD


OE

## Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
\mathrm{H}: & \text { Reset } \\
\mathrm{P} / \mathrm{V}: \quad & \text { Set if parity even; } \\
& \text { reset otherwise } \\
\mathrm{N}: \quad & \text { Reset } \\
\mathrm{C}: & \text { Data from Bit } 7 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of register $D$ and the Carry Flag are

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

after the execution of
RL D
the contents of register $D$ and the Carry Fiag will be

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
\text { Z: } & \text { reset otherwise } \\
& \text { Set if result is zero; } \\
\text { H: } & \text { reset otherwise } \\
\text { P/V: } & \text { Set if parity even; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Reset } \\
\mathrm{C}: & \text { Data from Bit } 0 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of register A are

after the execution of
RRC A
the contents of register $A$ and the Carry Flag will be

$$
\begin{array}{lllllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & C
\end{array}
$$

| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

RRC (IY+d)

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code above:

| Register |  |  |
| :---: | :--- | :--- |
|  |  |  |
| B |  | 000 |
| C |  | 001 |
| D |  | 010 |
| E |  | 011 |
| H |  | 100 |
| L |  | 101 |
| A |  | 111 |

Description:
The contents of operand $m$ are rotated $r i g h t$ one bit position. The content of bit 0 is copied into the Carry Flag and also into bit 7. Bit 0 is the least significant bit.

| INSTRUCTION | M CYCLES | T StATES | $4 \mathrm{MHZE.T}$. |
| :---: | :---: | :---: | :---: |
| RRC r | 2 | 8(4, 4) | 2.00 |
| RRC (HL) | 4 | 15(4, 4, 4, 3) | 3.75 |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ | 5.75 |
| RRC ( $\mathrm{Y}+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ | 5.75 |

RR ( $I Y+d$ )

| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


*r identifies registers $B, C, D, E, H, L$ or A specified as follows in the assembled object code above:

| Register |  | $\underline{r}$ |
| :---: | :---: | :---: |
|  |  |  |
| B |  | 000 |
| C |  | 001 |
| D |  | 010 |
| E |  | 011 |
| H |  | 100 |
| L |  | 101 |
| A |  | 111 |

## Description:

The contents of operand $m$ are rotated right one bit position through the Carry flag. The content of bit 0 is copied into the Carry Flag and the previous content of the Carry Flag is copied into bit 7. Bit 0 is the least significant bit.


Operation:


Format:

$$
\begin{array}{lr}
\text { Opcode } & \frac{\text { Operand }}{} \\
\text { RR } & m
\end{array}
$$

The moperand is any of $r$, (HL), (IX+d), or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

RR $\mathbf{r}$


CB


RR (HL)


RR (IX+d)


Format:

Opcode
SLA

Operands
m

The $m$ operand is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

SLA r



SLA (HL)



SLA (IX+d)



Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
\text { Z: } & \text { reset otherwise } \\
& \text { Set if result is zero; } \\
H: & \text { Reset otherwise } \\
\mathrm{P} / \mathrm{V}: & \text { Set if parity is even; } \\
\mathrm{N}: & \text { reset otherwise } \\
\mathrm{C}: & \text { Reset } \\
& \text { Data from Bit } 0 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of the HL register pair are 4343 H , and the contents of memory location 4343 H and the Carry Flag are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

## RR (HL)

the contents of location 4343 H and the Carry Flag will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |

Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
\text { Z: } & \text { reset otherwise } \\
& \text { Set if result is zero; } \\
\text { H: } & \text { Reset otherwise } \\
\text { P/V: } & \text { Set if parityis even; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Reset } \\
\mathrm{C}: & \text { Data from Bit } 7
\end{aligned}
$$

Example:
If the contents of register $L$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SLA L
the contents of register $L$ and the Carry Flag will be

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


*r identifies registers $B, C, D, E, H, L$ or A specified as follows in the assembled object code field above:

| Register | $\underline{r}$ |
| :---: | :---: |
|  |  |
| B | 000 |
| D | 001 |
| E | 010 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
An arithmetic shift left one bit position is performed on the contents of operand m. The content of bit 7 is copied into the Carry Flag. Bit 0 is the least significant bit.

| INSTRUCTION | M | CYCLES | T STATES | 4 MHZ | E.T. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SLA r | 2 |  | 8(4,4) | 2.00 |  |
| SLA (HL) | 4 |  | $15(4,4,4,3)$ | 3.75 |  |
| SLA ( $\mathrm{I}+\mathrm{d}$ ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |  |
| SLA ( $\mathrm{I}+\mathrm{d}$ ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |  |

$$
\operatorname{SRA}(I Y+d)
$$


*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code field above:-

| Register | $\underline{r}$ |
| :---: | ---: |
|  |  |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

An arithmetic shift right one bit position is performed on the contents of operand $m$. The content of bit 0 is copied into the Carry Flag and the previous content of bit 7 is unchanged. Bit 0 is the least significant bit.

| INSTRUCTION | M | CYCLES | T STATES | 4 MHZ |
| :---: | :---: | :---: | :---: | :---: |
| SRA r | 2 |  | 8(4,4) | 2.00 |
| SRA (HL) | 4 |  | 15(4, 4, 4, 3) | 3.75 |
| SRA ( $\mathrm{IX}+\mathrm{d}$ ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |
| SRA (IY+d) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |

Operation: $\underset{\rightarrow m}{7 \rightarrow 0} \rightarrow C$
Format:

$$
\frac{\text { Opcode }}{\text { SRA }} \quad \frac{\text { Operands }}{m}
$$

The m operand is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

SRA r


SRA(HL)


SRA(IX+d)
CB


2E

## SRL m

Operation:

m

Format:

Opcode
SRL

Operands
m

The operand $m$ is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

SRL r


SRL (HL)

$3 E$

SRL (IX+d)


## Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
\text { Z: } & \text { reset otherwise } \\
& \text { Set if result is zero; } \\
H: & \text { Reset otherwise } \\
\mathrm{P} / \mathrm{V}: & \text { Set if parity is even; } \\
\mathrm{N}: & \text { reset otherwise } \\
\mathrm{C}: & \text { Reset } \\
& \text { Data from Bit } 0 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of the Index Register IX are 1000 H , and the contents of memory location 1003 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SRA (IX+3H)
the contents of memory location 1003 H and the Carry Flag will be
7
7 6

| S: | Reset |
| ---: | :--- |
| Z: | Set if result is zero; |
| H: | reset otherwise |
| P/V: | Set if parity is even; |
|  | reset otherwise |
| N: | Reset |
| C: | Data from Bit 0 of |
|  | source register |

Example:
If the contents of register $B$ are

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SRL B
the contents of register $B$ and the Carry Flag will be $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & c\end{array}$

| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

```
SRL (IY+d)
```



*r identifies registers $B, C, D, E, H, L$ or A specified as follows in the assembled object code fields above:

| Register | $\underline{r}$ |
| :---: | ---: |
|  |  |
| B | 000 |
| C | 001 |
| E | 010 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

The contents of operand $m$ are shifted right one bit position. The content of bit 0 is copied into the Carry Flag, and bit 7 is reset. Bit 0 is the least significant bit.


Example:
If the contents of the HL register pair are 5000 H , and the contents of the Accumulator and memory location 5000 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ Accumulator


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 0 1 1 0 0 0 | 1 |  |  |  |  |  |  |

(5000H)
after the execution of
RLD
the contents of the Accumulator and memory location 5000 H will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 1 1 1 0 0 1 | 1 |  |  |  |  |  |  |



| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(5000H)

Operation: $A$
Format:
Opcode Operands

RLD


| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

6F

## Description:

The contents of the low order four bits (bits $3,2,1$ and 0 ) of the memory location (HL) are copied into the high order four bits (7,6,5 and 4) of that same memory location; the previous contents of those high order four bits are copied into the low order four bits of the Accumulator (register A); and the previous contents of the low order four bits of the Accumulator are copied into the low order four bits of memory location (HL). The contents of the high order bits of the Accumulator are unaffected. Note: (HL) means the memory location specified by the contents of the HL register pair.

M CYCLES: 5 T STATES: $18(4,4,3,4,3) 4 \mathrm{MHZ}$ E.T.: 4.50

Condition Bits Affected:
S: Set if Acc. is negative after operation; reset otherwise
Z: Set if Acc, is zero after operation; reset otherwise
H: Reset
P/V: Set if parity of Acc. is even after operation; reset otherwise
N: Reset
C: Not affected

Example:
If the contents of the $H L$ register pair are $5000 H$, and the contents of the Accumulator and memory location 5000 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |$\quad$ Accumulator


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

( 5000 H )
after the execution of
RRD
the contents of the Accumulator and memory location 5000 H will be

| 74 |
| :--- |
| 7 | $\mathbf{5}$

$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(5000H)

Operation: $\quad$| $74 / 30$ |
| :--- | :--- |

Format:
$\frac{\text { Opcode }}{\text { RRD }} \quad$ Operands


Description:
The contents of the low order four bits (bits 3,2,1 and 0 ) of memory location (HL) are copied into the low order four bits of the Accumulator (register A); the previous contents of the low order four bits of the Accumulator are copied into the high order four bits (7,6,5 and 4) of location (HL); and the previous contents of the high order four bits of (HL) are copied into the low order four bits of (HL). The contents of the high order bits of the Accumulator are unaffected. Note: (HL) means the memory location specified by the contents of the HL register pair.

M CYCLES: 5 T STATES: $18(4,4,3,4,3) 4 \mathrm{MHZ}$ E.T.: 4.50
Condition Bits Affected:
S: Set if Acc. is negative after operation; reset otherwise
Z: Set if Acc. is zero after operation; reset otherwise
H: Reset
P/V: Set if parity of Acc. is even after operation; reset otherwise
N: Reset
C: Not affected
-BIT SET, RESET AND TEST GROUP-


Example:
If bit 2 in register $B$ contains 0 , after the execution of

BIT 2, B
the $Z$ flag in the $F$ register will contain 1 , and bit 2 in register $B$ will remain 0 . Bit 0 in register $B$ is the least significant bit.

Operation: $\mathbf{Z} \leftarrow \overline{\mathbf{r}}_{\mathbf{b}}$

## Format:

Opcode Operands

BIT b,


CB


Description:
This instruction tests Bit $b$ in register $r$ and sets the $Z$ flag accordingly. Operands $b$ and $r$ are specified as follows in the assembled object code:

| Bit Tested | $\underline{b}$ | Register | $\underline{r}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 0 | 000 | B | 000 |
| 1 | 001 | C | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | H | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |
| 7 | 111 |  |  |

M CYCLES: 2 T STATES: 8(4,4) 4 MHZ E.T.: 2.00
Condition Bits Affected:
S: Unknown
Z: Set if specified Bit is
0 ; reset otherwise
H: Set
P/V: Unknown
N: Reset
C: Not affected

## Example:

If the $H L$ register pair contains $4444 H$, and bit 4 in the memory location 444 H contains 1 , after the execution of

BIT 4, (HL)
the $Z$ flag in the $F$ register will contain 0 , and bit 4 in memory location 4444 H will still contain 1 . (Bit 0 in memory location 4444 H is the least significant bit.)

Operation: $Z \leftarrow(\overline{(H L})_{b}$

## Format:

| Opcode | Operands |
| :--- | :--- |
| BIT | b, (HL) |



CB


Description:
This instruction tests bit $b$ in the memory location specified by the contents of the HL register pair and sets the $Z$ flag accordingly. Operand b is specified as follows in the assembled object code:

Bit Tested $\underline{b}$

| 0 | 000 |
| :--- | :--- |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 3 T STȦTES: $12(4,4,4) \quad 4 \mathrm{MHZ}$ E.T.: 3.00
Condition Bits Affected:

$$
\begin{aligned}
& \text { S: Unknown } \\
& \text { Z: } \text { Set if specified Bit is } \\
& \text { H: } 0 \text { Set reset otherwise } \\
& \text { P/V: } \text { Unknown } \\
& \text { H: } \text { Reset } \\
& \text { C: } \text { Not affected }
\end{aligned}
$$

S: Unknown
Z: Set if specified Bit is 0 ; reset otherwise
H: Set
P/V: Unknown
N: Reset
C: Not affected
Example:
If the contents of Index Register IX are 2000 H , and bit 6 in memory location 2004 H contains 1 , after the execution of

BIT 6, (IX+4H)
the $Z$ flag in the $F$ register will contain 0 , and bit 6 in memory location 2004 H will still contain 1 . (Bit 0 in memory location 2004 H is the least significant bit.)

Operation: $Z \leftarrow \overline{(1 X+d)_{b}}$

## Format:



## Description:

This instruction tests bit $b$ in the memory location specified by the contents of register pair IX combined with the two's complement displacement $d$ and sets the $Z$ flag accordingly. Operand b is specified as follows in the assembled object code.

| Bit Tested | $\underline{b}$ |  |
| :---: | :---: | :---: |
|  |  | 000 |
| 0 | 001 |  |
| 1 |  | 010 |
| 2 |  | 011 |
| 3 |  | 100 |
| 4 |  | 110 |
| 5 |  | 111 |

M CYCLES: 5 T STATES: $20(4,4,3,5,4) \quad 4 \mathrm{MHZ}$ E.T.: 5.00
Condition Bits Affected:

| S: | Unknown |
| :--- | :--- |
| Z: | Set if specified Bit is |
|  | $0 ;$ reset otherwise |


| S: | Unknown |
| ---: | :--- |
| Z: | Set if specified Bit is |
| H: | 0 ; reset otherwise |
| P/V: | Unknown |
| N: | Reset |
| C: | Not affected |

Example:
If the contents of Index Register are 2000 H , and bit 6 in memory location 2004 H contains 1 , after the execution of

BIT 6, (IY+4H)
the $Z$ flag in the $F$ register sill contain 0 , and bit 6 in memory location 2004 H will still contain 1 . (Bit 0 in memory location 2004 H is the least significant bit.)

BIT b, (IY+d)

Operation: $Z \leftarrow \overline{(\overline{Y+d})_{b}}$
Format:
Opcode
BIT $\frac{\text { Operands }}{b,(I Y+d)}$


FD


CB


Description:
This instruction tests bit $b$ in the memory location specified by the contents of register pair IY combined with the two's complement displacement $d$ and sets the $Z$ flag accordingly. Operand b is specified as follows in the assembled object code:

| Bit Tested |  | $b$ |
| :---: | :---: | :---: |
|  |  |  |
| 0 |  | 000 |
| 1 |  | 001 |
| 2 |  | 010 |
| 3 |  | 011 |
| 4 |  | 100 |
| 5 |  | 101 |
| 6 |  | 110 |
| 7 |  | 111 |

M CYCLES: 5 T STATES: $20(4,4,3,5,4) \quad 4$ MHZ E.T.: 5.00

## SET b, (HL)

Operation: $\langle H L)_{b} \leftarrow 1$
Format:

| Opcode | $\frac{\text { Operands }}{\text { SET }}$ |
| :--- | :--- |



Description:
Bit $b$ in the memory location addressed by the contents of register pair HL is set. Operand b is specified as follows in the assembled object code:

| Bit Tested | $\underline{b}$ |
| :---: | :---: |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 4 T STATES: $15(4,4,4,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.75
Condition Bits Affected: None
Example:
If the contents of the $H L$ register pair are 3000 H , after the execution of

$$
\text { SET } 4,(H L)
$$

bit 4 in memory location 3000 H will be 1 . ( Bit 0 in memory location 3000 H is the least significant bit.)

Operation: $r_{b} \leftarrow 1$
Format:
$\frac{\text { Opcode }}{\text { SET }} \quad \frac{\text { Operands }}{b, r}$


Description:
Bit $b$ in register $r$ (any of registers $B, C, D, E, H, L$ or $A$ ) is set. Operands $b$ and $r$ are specified as follows in the assembled object code:

| Bit | $\underline{b}$ | Register | r |
| :---: | :---: | :---: | :---: |
| 0 | 000 | B | 000 |
| 1 | 001 | $C$ | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | $H$ | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |
| 7 | 111 |  |  |

M CYCLES: 2 T States: 8(4, 4) 4 MHZ E.t.: 2.00
Condition Bits Affected: None
Example:
After the execution of
SET 4,A
bit 4 in register $A$ will be set. (Bit 0 is the least significant bit.)

Example:
If the contents of Index Register are 2000 H , after the execution of

SET 0, (IX+3H)
bit 0 in memory location 2003 H will be 1 . (Bit 0 in memory location 2003H is the least significant bit.)

## ET <br> b, $\quad[1 X+d]$

Operation: $(1 X+d)_{b} \leftarrow 1$

## Format:

$\frac{\text { Opcode }}{\text { SET }} \quad \frac{\text { Operands }}{b,(I X+d)}$

| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\xrightarrow{T} \frac{1}{1} d \underset{1}{1}$


## Description:

Bit b in the memory location addressed by the sum of the contents of the IX register pair and the two's complement integer $d$ is set. Operand b is specified as follows in the assembled object code:

| Bit Tested | $\underline{b}$ |  |
| :---: | :---: | :---: |
|  |  | 000 |
| 0 |  | 001 |
| 1 | 010 |  |
| 2 |  | 011 |
| 3 |  | 100 |
| 4 | 101 |  |
| 5 |  | 110 |
| 6 |  |  |
| 7 |  |  |

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4$ MHZ E.T.: 5.75

Condition Bits Affected: None

```
the execution of
    SET O,(IY+3H)
bit 0 in memory 1ocation 2003H will be l. (Bit 0 in
memory location 2003H is the least significant bit.)
```

Operation: $(1 Y+d)_{b} \leftarrow 1$
Format:
$\frac{\text { Opcode }}{\text { SET }} \quad \frac{\text { Operands }}{b,(I Y+d)}$


FD


Description:
Bit $b$ in the memory location addressed by the sum of the contents of the IY register pair and the two's complement displacement $d$ is set. Operand b is specified as follows in the assembled object code:

Bit Tested b

| 0 | 000 |
| :--- | :--- |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) \quad 4$ MHZ E.T.:
5.75

Condition Bits Affected: None
Example:
If the contents of Index Register IY are 2000H, after

| Bit Reset | b | Register | $r$ |
| :---: | :---: | :---: | :---: |
| 0 | 000 | B | 000 |
| 1 | 001 | C | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | H | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |
| 7 | 111 |  |  |

```
Description:
Bit b in operand m is reset.
INSTRUCTION M CYCLES T STATES 4 MHZ E.T.
RES r 4 8(4,4) 2.00
RES (HL) 4
RES (IX+d)
RES (IY+d) 6
Condition Bits Affected: None
Example:
After the execution of
RES 6,D
bit 6 in register \(D\) will be reset. (Bit 0 in register \(D\) is the least significant bit.)
```

Operation: $\mathbf{s b}_{b} \leftarrow \mathbf{0}$
Format:

Opcode
RES

## Oper ands

b,m

Operand $b$ is any bit ( 7 through 0 ) of the contents of the $m$ operand, (any of $r$, (HL), (IX+d) or (IY+d)) as defined for the analogous SET instructions. These various possible opcode-operand combinations are assembled as follows in the object code:


RES $b,(I X+d)$


DD



RES $\mathrm{b},(\mathrm{IY}+\mathrm{d})$


FD


CB


## -JUPP GROUP-

Operation: IF cc TRUE, PC $\leftarrow n n$

## Format:



Note: The first $n$ operand in this assembled object code is the low order byte of a -byte memory address.

Description:
If condition cc is true, the instruction loads operand nn into register pair PC (Program Counter), and the program continues with the instruction beginning at address $n n$. If condition cc is false, the Program Counter is incremented as usual, and the program continues with the next sequential instruction. Condition cc is programmed as one of eight status which corresponds to condition bits in the Flag Register (register F). These eight status are defined in the table below which also specifies the corresponding cc bit fields in the assembled object code.
cc

000
001
010
011
100
101
110
111

| CONDITION | RELEVANT <br> FLAG |
| :--- | :--- |
| NZ non zero | $Z$ |
| Z zero | $Z$ |
| NC no carry | C |
| C carry | C |
| PO parity odd | $\mathrm{P} / \mathrm{V}$ |
| PE parity even | $\mathrm{P} / \mathrm{V}$ |
| P sign positive | S |
| M sign negative | S |

Operation: $P C \leftarrow n n$

## Format:

$\frac{\text { Opcode }}{J P} \quad \frac{\text { Operands }}{n n}$


C3


Note: The first operand in this assembled object code is the low order byte of a 2 -byte address.

Description:
Operand $n n$ is loaded into register pair PC (Program Counter). The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 3 T STATES: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.50
Condition Bits Affected: None

Operation: $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$
Format:


Description:
This instruction provides for unconditional branching to other segments of a program. The value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. This jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

M CYCLES: 3 T STATES: $12(4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: $\mathbf{3 . 0 0}$
Condition Bits Affected: None
Example:
To jump forward 5 locations from address 480, the following assembly language statement is used:

JR \$+5
The resulting object code and final PC value is shown below:

| Location | Instruction |
| :---: | :---: |
| 480 | 18 |
| 481 | 03 |
| 482 |  |
| 483 | - |
| 484 | - |
| 485 | $\longleftarrow \quad \mathrm{PC}$ |

```
M CYCLES: 3 T STATES: \(10(4,3,3) \quad 4 \mathrm{MHZ}\) E.T.: 2.50
```

Condition Bits Affected: None

## Example:

If the Carry Flag (C flag in the F register) is set and the contents of address 1520 are 03 H , after the execution of

$$
\text { JP C, } 1520 \mathrm{H}
$$

the Program Counter will contain 1520 H , and on the next machine cycle the CPU will fetch from address 1520 H the byte 03H.
JR C, \$-4

The resulting object code and final PC value is shown below:

| Location | Instruction |
| :---: | :---: |
| 47 C | $\leftarrow \mathrm{PC}$ after jump |
| 47D | - |
| 47 E | - |
| 47 F | - |
| 480 | 38 |
| 481 | FA ( $2^{\prime}$ s complement-6) |

Operation: If $\mathbf{C = 0}$, continue
If $C=1, P C \leftarrow P C+e$
Format:
$\frac{\text { Opcode }}{J R} \quad \frac{\text { Operands }}{C, e}$


Description:
This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Carry Flag. If the flag is equal to a ' 1 ', the value of the displacement $a$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the flag is equal to a $0^{\prime} 0^{\prime}$, the next instruction to be executed is taken from the location following this instruction.

If condition is met:
M CYCLES: 3 T STATES: $12(4,3,5) \quad 4 \mathrm{MHZ}$ E.T. 3.00
If condition is not met:
M CYCLES: 2 T STATES: 7(4,3) 4 MHZ E.T.: 1.75
Condition Bits Affected: None

## Example:

The Carry Flag is set and it is required to jump back 4 locations from 480. The assembly language statement is:

> JR NC, \$

The resulting object code and $P C$ after the jump are shown below:

Location
480
481

Instruction
$30 \longleftarrow P C$ after jump 00

Operation: If $C=1$, continue
If $\mathrm{C}=0, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$
Format:


## Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Carry Flag. If the flag is equal to ' 0 ', the value of the displacement e is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the flag is equal to a ' $l^{\prime}$, the next instruction to be executed is taken from the location following this instruction.

If the condition is met:
M CYCLES: 3 T STATES: $12(4,3,5) 4$ MHZ E.T. $: 3.00$
If the condition is not met:
M CYCLES: 7 T STATES: 7(4,3) 4 MHZ E.T.: 1.75
Condition Bits Affected: None
Example:
The Carry Flag is reset and it is required to repeat the jump instruction. The assembly language statement is:

# JR Z, \$ +5 <br> The resulting object code and final $P C$ value is shown below: 

| Location | Instruction |
| :--- | :--- |
|  | $\frac{28}{300}$ |
| 301 | - |
| 302 | - |
| 303 | - |
| 304 | PC after jump |
| 305 |  |

Operation: If $Z=0$. continue If $Z=1, P C \leftarrow P C+e$
Format:


## Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Zero Flag. If the flag is equal to a ${ }^{\prime} 1^{\prime}$, the value of the displacement e is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the Zero Flag is equal to a ' $0^{\prime}$, the next instruction to be executed is taken from the location following this instruction.

If the condition is met:
M CYCLES: 3 T STATES: $12(4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 3.00
If the condition is not net:
M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ} \mathrm{E} . \mathrm{T} .: 1.75$
Condition Bits Affected: None
Example:
The Zero Flag is set and it is required to jump forward 5 locations from address 300. The following assembly language statement is used:

JR NZ, \$-4
The resulting object code and final $P C$ value is shown below:


Operation: If $Z=1$, continue If $Z=0, P C \leftarrow P C+e$

## Format:



## Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Zero Flag. If the flag is equal to a ' 0 ', the value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The $j u m p$ is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the Zero Flag is equal to a ' 1 ', the next instruction to be executed is taken from the location following this instruction.

If the condition is met:
M CYCLES: 3 T STATES: 12(4,3,5) 4 KHZ E.T.: 3.00
If the condition is not met:
M CYCLES: 2 T STATES: 7(4,3) 4 MHZ E.T.: 1.75
Condition Bits Affected: None
Example:
The Zero Flag is reset and it is required to jump back 4 locations from 480. The assembly language statement is:

Operation: $P C \leftarrow I X$
Format:

| Opcode | Operands |
| :--- | :--- |
| $J P$ | $(I X)$ |



Description:
The Program Counter (register pair PC) is loaded with the contents of the IX Register Pair. The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 2 T StATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00
Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 1000 H , and the contents of the IX Register Pair are 4800 H , after the execution of

JP (IX)
the contents of the Program Counter will be 4800 H .

Operation: $\mathrm{PC} \leftarrow \mathrm{HL}$
Format:
$\frac{\text { Opcode }}{J P} \quad \frac{\text { Operands }}{(H L)}$

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

E9

Description:
The Program Counter (register pair PC) is loaded with the contents of the HL register pair. The next instruction is fetched from the location designated by the new contents of the PC.

M CyCles: 1 T States: $4 \quad 4$ mhz e.t.: 1.00
Condition Bits Affected: None
Example:
If the contents of the Program Counter are 1000 H and the contents of the HL register pair are 4800 H , after the execution of

JP (HL)
the contents of the Program Counter will be 4800 H .

Operation: -
Format:
$\frac{\text { Opcode }}{\text { DJNZ }} \quad \frac{\text { Operand }}{e}$


10


## Description:

This instruction is similar to the conditional jump instructions except that a register value is used to determine branching. The $B$ register is decremented and if a non zero value remains, the value of the displacement e is added to the Program Counter (PC). The next instruction is fetched from the location designated by the new contents of the PC. The fump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the result of decrementing leaves $B$ with a zero value, the next instruction to be executed is taken from the location following this instruction.

If $\mathrm{B} \neq 0$ :
M CYCLES: 3 T STATES: $13(5,3,5) \quad 4$ MHZ E.T.: 3.25
If $\mathrm{B}=0$ :
M CYCLES: 2 T STATES: 8(5,3) 4 MHZ E.T.: 2.00
Condition Bits Affected: None
Example:
A typical software routine is used to demonstrate the use of the DJNZ instruction. This routine moves a line from an input buffer (INBUF) to an output buffer

Operation: $P C \leftarrow I Y$

## Format:

$\frac{\text { Opcode }}{J P} \quad \frac{\text { Operands }}{\text { (IY) }}$


Description:
The Program Counter (register pair PC) is loaded with the contents of the IY Register Pair. The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 2 T STATES: 8(4,4) 4 MHZ E.T.: 2.00
Condition Bits Affected: None
Example:
If the contents of the Program Counter are $1000 H$ and the contents of the IY Register Pair are 4800 H , after the execution of

JP (IY)
the contents of the Program Counter will be 4800 H .
-CALL AND RETUPN GPOUP-
(OUTBUF). It moves the bytes until it finds a CR, or until it has moved 80 bytes, whichever occurs first.

| LD | $B, 80$ | ; Set up counter |
| :--- | :--- | :--- |
| LD | HL, Inbuf | ; Set up pointers |
| LD | DE,Outbuf |  |

LOOP

| LD | A, (HL) |
| :--- | :--- |
|  |  |
| LD | (DE), A |
| CP | ODH |
| JR | Z,DONE |
| INC | HL |
| INC | DE |
| DJNZ | LOOP |

DONE:

Example:
If the contents of the Program Counter are 1 A 47 H , the contents of the Stack Pointer are 3002 H , and memory locations have the contents:

| Location | Contents |
| :--- | :---: |
| 1 A 47 H | CDH |
| 1 A 48 H | 35 H |
| 1 A 49 H | 21 H |
| then if an instruction fetch sequence begins, the |  |
| three-byte instruction CD 3521 H will be fetched to the |  |
| CPU for execution. The mnemonic equivalent of this is |  |

CALL 2135 H

After the execution of this instruction, the contents of memory address 3001 H will be laH, the contents of address 3000 H will be 4 AH , the contents of the Stack Pointer will be 3000 H , and the contents of the Program Counter will be $2135 H$, pointing to the address of the first opcode of the subroutine now to be executed.

Operation: $\quad(S P-1) \leftarrow P C_{H}, \quad(S P-2) \leftarrow P C_{L}, P C \leftarrow n n$

## Format:

$\begin{array}{ll}\text { Opcode } & \text { Operands } \\ \text { CALL }\end{array}$

$C D$


Note: The first of the two $n$ operands in the assembled object code above is the least significant byte of a two-byte memory address.

Description:
The current contents of the Program Counter (PC) are pushed onto the top of the external memory stack. The operands nn are then loaded into the $P C$ to point to the address in memory where the first opcode of a subroutine is to be fetched. (At the end of the subroutine, a RETurn instruction can be used to return to the original program flow by popping the top of the stack back into the PC.) The push is accomplished by first decrementing the current contents of the Stack Pointer (register pair SP), loading the high-order byte of the PC contents into the memory address now pointed to by the SP; then decrementing $S P$ again, and loading the low-order byte of the PC contents into the top of stack. Note: Because this is a 3-byte instruction, the Program Counter will have been incremented by 3 before the push is executed.

M CYCLES: 5 T STATES: $17(4,3,4,3,3) \quad 4$ MHZ E.T.: 4.25 Condition Bits Affected: None
the push is executed. Condition cc is programmed as one of eight status which corresponds to condition bits in the Flag Register (register F). These eight status are defined in the table below, which also specifies the corresponding cc bit fields in the assembled object code:

| cc | Condition | Relevant <br> Flag |
| :--- | :--- | :--- |
|  |  | NZ non zero |

If cc is true:
M CYCLES: 5 T STATES: $17(4,3,4,3,3) \quad 4$ MHZ E.T.: 4.25
If cc is false:
M CYCLES: 3 T STATES: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.50
Condition Bits Affected: None
Example:
If the C Flag in the Fegister is reset, the contents of the Program Counter are 1A47H, the contents of the Stack Pointer are 3002 H , and memory locations have the contents:

Location
Contents

| 1 A 47 H | D 4 H |
| :--- | :--- |
| 1 A 48 H | 35 H |
| 1 A 49 H | 21 H |

then if an instruction fetch sequence begins, the three-byte instruction D 43521 H will be fetched to the CPU for execution. The mnemonic equivalent of this is

CALL NC, 2135 H

Operation: IF cc TRUE: (SP-I) $\leftarrow \mathrm{PC}_{\mathrm{H}}$
Format:

$$
(S P-2) \leftarrow P C_{L}, P C \leftarrow n n
$$

$\frac{\text { Opcode }}{\text { CALL }} \quad \frac{\text { Operands }}{\text { cc,nn }}$


Note: The first of the two $n$ operands in the assembled object code above is the least significant byte of the two-byte memory address.

Description:
If condition cc is true, this instruction pushes the current contents of the Program Counter (PC) onto the top of the external memory stack, then loads the operands $n n$ into $P C$ to point to the address in memory where the first opcode of a subroutine is to be fetched.
(At the end of the subroutine, a RETurn instruction can be used to return to the original program flow by popping the top of the stack back into PC.) If condition cc is false, the Program Counter is incremented as usual, and the program continues with the next sequential instruction. The stack push is accomplished by first decrementing the current contents of the Stack Pointer (SP), loading the high-order byte of the $P C$ contents into the memory address now pointed to by SP; then decrementing $S P$ again, and loading the low-order byte of the PContents into the top of the stack. Note: Because this is a 3-byte instruction, the Program Counter will have been incremented by 3 before

Operation: $\mathrm{PC}_{\mathrm{L} \leftarrow(S P)}, \mathrm{PC}_{\mathbf{H}} \leftarrow(S P+1)$
Format:
Opcode
RET

| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

The byte at the memory location specified by the contents of the Stack Pointer (SP) register pair are moved to the low order eight bits of the Program Counter (PC). The $S P$ is now incremented and the byte at the memory location specified by the new contents of the $S P$ are moved to the high order eight bits of the PC. The SP is now incremented again. The next op code following this instruction will be fetched from the memory location specified by the PC. This instruction is normally used to return to the main line program at the completion of a routine entered by a CALL instruction.

M CYCLES: 3 T STATES: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.50

## Condition Bits Affected: None

Example:
If the contents of the Program Counter are 3535 H , the contents of the Stack Pointer are 2000H, the contents of memory location 2000 H are B 5 H , and the contents of memory location 2001 H are 18 H , then after the execution of

RET
the contetns of the Stack Pointer will be 2002 H and the contents of the Program Counter will be 18B5H, pointing to the address of the next program opcode to be fetched.

After the execution of this instruction, the contents of memory address 3001 H will be 1 AH , the contents of address 3000 H will be 4 AH , the contents of the Stack Pointer will be 3000 H , and the contents of the Program Counter will be 2135 H , pointing to the address of the first opcode of the subroutine now to be executed.

```
M CYCLES: 3 T STATES: 11(5,3,3) 4 MHZ E.T.: 2.75
If cc is false:
M CYCLES: 1 T STATES: 5 4 MHZ E.T.: 1.25
Condition Bits Affected: None
Example:
```

If the $S$ flag in the $F$ register is set, the contents of the Program Counter are $3535 H$, the contents of the Stack Pointer are 2000 H , the contents of memory location 2000 H are $B 5 H$, and the contents of memory location 2001 H are 18 H , then after the execution of

## RET M

the contents of the Stack Pointer will be $2002 H$ and the contents of the Program Counter will be 18 B 5 H , pointing to the address of the next program opcode to be fetched.

Operation: IF cc TRUE: $\mathrm{PC}_{\mathrm{L}} \leftarrow(S P), \mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+\mathrm{I})$

## Format:




Description:
If condition $c c$ is true, the byte at the memory location specified by the contents of the Stack Pointer (SP) register pair are moved to the low order eight bits of the Program Counter (PC). The SP is now incremented and the byte at the memory location specified by the new contents of the $S P$ are moved to the high order eight bits of the PC. The SP is now incremented again. The next op code following this instruction will be fetched from the memory location specified by the PC. This instruction is normally used to return to the main line program at the completion of a routine entered by a CALL instruction. If condition cc is false, the PC is simply incremented as usual, and the program continues with the next sequential instruction. Condition cc is programmed as one of eight status which correspond to condition bits in the flag Register (register F). These eight status are defined in the table below, which also specifies the corresponding cc bit fields in the assembled object code.

| cc | Condition | Relevant Flag |
| :---: | :---: | :---: |
| 000 | $N Z$ non zero | Z |
| 001 | Z zero | Z |
| 010 | NC non carry | C |
| 011 | C carry | C |
| 100 | PO parity odd | P/V |
| 101 | PE parity even | P/V |
| 110 | P sign positive | S |
| 111 | M sign negative | S |

```
If cc is true:
```

B generates an interrupt and is acknowledged. (The interrupt enable out, IEO, of B goes low, blocking any lower priority devices from interrupting while $B$ is being serviced). Then $A$ generates an interrupt, suspending service of $B$. (The IEO of A goes "low" indicating that a higher priority device is being serviced.) The A routine is completed and a RETI is issued resetting the $I E O$ of $A$, allowing the $B$ routine to continue. A second RETI is issued on completion of the $B$ routine and the IEO of $B$ is reset (high) allowing lower priority devices interrupt access.

Operation: Return from interrupt

## Format:

Opcode
RETI


Description:
This instruction is used at the end of a maskable interrupt service routine to:

1. Restore the contents of the Program Counter (PC) (analogous to the RET instruction)
2. To signal an $I / O$ device that the interrupt routine has been completed. The RETI instruction also facilitates the nesting of interrupts allowing higher priority devicess to temporarily suspend service of lower priority service routines. Note: This instruction does not enable interrupts which were disabled when the interrupt routine was entered. Before doing the RETI instruction, the enable interrupt instruction (EI) should be executed to allow recognition of interrupts after completion of the current service routine.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.50
Condition Bits Affected: None
Example:
Given: Two interrupting devices, $A$ and $B$ connected in a daisy chain configuration with A having a higher priority than $B$.

A B

order-byte first, and 0066 H will be loaded onto the Program Counter. That address begins an interrupt service routine which ends with RETN instruction. Upon the execution of RETN, the former Program Counter contents are popped off the external memory stack, low-order first, resulting in a Stack Pointer contents again of 1000 H . The program flow continues where it left off with an opcode fetch to address la45H.

Operation: Return from non maskable interrupt

## Format:

Opcode
RETN


## ED

45

## Description:

This instruction is used at the end of a non-maskable interrupt service routine to restore the contents of the Program Counter (PC) (analogous to the RET instruction). The state of IFF2 is copied back into IFFl so that maskable interrupts are enabled immediately following the RETN if they were enabled before the non-maskable interrupt.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4 \mathrm{MHZ}$ e.t.: 3.50
Condition Bits Affected: None
Example:
If the contents of the Stack Pointer are 1000 H and the contents of the Program Counter are 1 A 45 H when a non maskable interrupt (NMI) signal is received, the CPU will ignore the next instruction and will instead restart to memory address 0066 H . That is, the current Program Counter contents of 1 A 45 H will be pushed onto the external stack address of OFFFH and OFFEH, high order-byte first, and 0066 H will be loaded onto the Program Counter. That address begins an interrupt service routine which ends with RETN instruction. Upon the execution of RETN, the former Program Counter contents are popped off the external memory stack, low-order first, resulting in a Stack Pointer contents again of 1000 H . The program flow continues where it left off with an opcode fetch to address 1A45H.

Example:
If the contents of the Program Counter are 15 B 3 H , after the execution of

$$
\text { RST } 18 \mathrm{H} \quad(0 \mathrm{bject} \text { code } 1101111)
$$

the PC will contain 0018 H , as the address of the next opcode to be fetched.

Operation: $(S P-1) \leftarrow P C_{H},(S P-2) \leftarrow P C_{L}, P C_{H} \leftarrow 0, P C_{L} \leftarrow P$
Format:
Opcode
Operand
RST
p


Description:
The current Program Counter (PC) contents are pushed onto the external memory stack, and the page zero memory location given by operand $p$ is loaded into the PC. Program execution then begins with the opcode in the address now pointed to by PC. The push is performed by first decrementing the contents of the Stack Pointer (SP), loading the high-order byte of PC into the memory address now pointed to by SP, decrementing $S P$ again, and loading the low-order byte of PC into the address now pointed to by SP. The ReSTart instruction allows for a jump to one of eight addresses as shown in the table below. The operand $p$ is assembled into the object code using the corresponding $T$ state. Note: Since all addresses are in page zero of memory, the high order byte of PC is loaded with 00 H . The number selected from the " $p$ " column of the table is loaded into the low-order byte of PC.

| $\mathbf{p}$ | $t$ |
| :--- | :--- |
| 00 H | 000 |
| 08 H | 001 |
| 10 H | 010 |
| 18 H | 011 |
| 20 HI | 100 |
| 28 HI | 101 |
| 30 H | 110 |
| 38 H | 111 |

M CYCLES: 3 T STATES: $11(5,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.75
-INPUT AND OUTPUT GROUP-


Operation: $r \leftarrow(C)$

## Format:



Description:
The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the $I / 0$ device at one of 256 possible ports. The contents of Register $B$ are placed on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written into register $r$ in the CPU. Register r identifies any of the CPU registers shown in the following table, which also shows the corresponding 3-bit "r" field for each. The flags will be affected, checking the input data.

| Reg. | r |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

M CYCLES: 3 T STATES: $12(4,4,4) \quad 4 \mathrm{MHZ}$ E.T.: 3.00

Operation: $A \leftarrow(n)$
Format:


Description:
The operand $n$ is placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of the Accumulator also appear on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written into the Accumulator (register A) in the CPU.

M CYCLES: 3 T STATES: $11(4,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.75
Condition Bits Affected: None
Example:
If the contents of the Accumulator are 23 H and the byte 7BH is available at the peripheral device mapped to I/O port address 01H, then after the execution of

$$
\text { IN } \mathrm{A},(01 \mathrm{H})
$$

the Accumulator will contain 7BH.

Operation: $(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L+1$

## Format:

Opcode
INI


Description:
The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. Register m may be used as a byte counter, and its contents are placed on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are then placed on the address bus and the input byte is written into the corresponding location of memory. Finally the byte counter is decremented and register pair HL is incremented.

M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00
Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set if B-l=0; |
| H: | reset otherwise |
| P/V: | Unknown |
| N: | Unknown |
| C: | Not affected |

## Example:

If the contents of register $C$ are 07 H , the contents of register $B$ are 10 H , the contents of the HL register pair are 1000 H , and the byte 7 BH is available at the peripheral device mapped to $1 / 0$ port address 07 H , then

Condition Bits Affected:
S: Set if input data is negative; reset otherwise
Z: Set if input data is zero; reset otherwise
H: Reset
P/V: Set if parity is even; reset otherwise
N: Reset
C: Not affected
Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are 10 H , and the byte 7 BH is available at the peripheral device mapped to $I / 0$ port address 07 H , then after the execution of

IN $\mathrm{D},(\mathrm{C})$

Operation: $\quad(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L+1$

## Format:

Opcode
INIR


ED


B2

Description:
The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the $1 / 0$ device at one of 256 possible ports. Register B is used as a byte counter, and its contents are placed on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are placed on the address bus and the input byte is written into the corresponding location of memory. Then register pair HL is incremented, the byte counter is decremented. If decrementing causes $B$ to go to zero, the instruction is terminated. If $B$ is not zero, the $P C$ is decremented by two and the instruction repeated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B$ is set to zero prior to instruction execution, 256 bytes of data will be input.

If $B=0$ :
M CYCLES: 5 T STATES: $21(4,5,3,4,5) \quad 4$ MHZ E.T.: 5.25
If $\mathrm{B}=0$ :
M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00
after the execution of
INI
memory location 1000 H will contain 7 BH , the HL register pair will contain 1001 H , and register $B$ will contain 0FH.

Operation: $(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L-1$
Format:
Opcode
IND


## Description:

The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the $1 / 0$ device at one of 256 possible ports. Register B may be used as a byte counter, and its contents are placed on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are placed on the address bus and the input byte is written into the corresponding location of memory. Finally the byte counter and register pair HL are decremented.

M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set if B-1=0; |
|  | reset otherwise |
| H: | Unknown |
| P/V: | Unknown |
| N: | Set |
| C: | Not affected |

Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are 10 H , the contents of the HL register pair are 1000 H , and the byte 7 BH is available at the

S: Unknown
Z: Set
H: Unknown
P/V: Unknown
N: Set
C: Hot affected
Example:
If the contents of register $C$ are $07 H$, the contents of register $B$ are $03 H$, the contents of the HL register pair are 1000 H , and the following sequence of bytes are available at the peripheral device mapped to $1 / 0$ port of address 07H:

51H
A9H
03H
then after the execution of
IN IR
the HL register pair will contain 1003 H , register B will contain zero, and memory locations will have contents as follows:

| Location | Contents |
| :--- | :--- |
| 1000 H | 51 H |
| 1001 H | A9H |
| 1002 H | 03 H |

Operation: $(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L-1$

## Format:

## Opcode

INDR


Description:
The contents of register C are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. Register $B$ is used as a byte counter, and its contents are placed on the top half (A8 through Al5) of the address.bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are placed on the address bus and the input byte is written into the corresponding location of memory. Then $H L$ and the byte counter are decremented. If decrementing causes $B$ to go to zero, the instruction is terminated. If $B$ is not zero, the PC is decremented by two and the instruction repeated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B$ is set to zero prior to instruction execution, 256 bytes of data will be input.

If $B=0$ :
M CYCLES: 5 T STATES: $21(4,5,3,4,5) \quad 4 \mathrm{MHZ}$ E.T. $: 5.25$
If $B=0$ :
M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4$ MHZ E.T.: 4.00
peripheral device mapped to $I / 0$ port address 07 H , then after the execution of

IND
memory location 1000 H will contain 7 BH , the HL register pair will contain OFFFH, and register $B$ will contain 0FH.

Operation: $\quad(n) \leftarrow A$

## Format:

Opcode Operands


D3

## Description:



The operand $n$ is placed on the bottom half (A0 through A7) of the address bus to select the $I / 0$ device at one of 256 possible ports. The contents of the Accumulator (register A) also appear on the top half (A8 through A15) of the address bus at this time. Then the byte contained in the Accumulator is placed on the data bus and written into the selected peripheral device.

M CYCLES: 3 T STATES: $11(4,3,4) \quad 4$ MHZ E.T.: 2.75
Condition Bits Affected: None

## Example:

If the contents of the Accumulator are 23 H , then after the execution of
OUT (O1H),A
the byte 23 H will have been written to the peripheral device mapped to $1 / 0$ port address 01H.

## Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set |
| H: | Unknown |
| P/V: | Unknown |
| N: | Set |
| C: | Not affected |

Example:
If the contents of register C are $07 H$, the contents of register $B$ are $03 H$, the contents of the HL register pair are 1000 H , and the following sequence of bytes are available at the peripheral device mapped to I/O port address 07H:

51 H
A9H
03H
then after the execution of

INDR
the HL register pair will contain OFFDH, register B will contain zero, and memory locations will have contents as follows:

Location
Contents

OFFEH 03H
OFFFH A9H
1000 H 51 H

## Condition Bits Affected: None

Example:
If the contents of register $C$ are $01 H$ and the contents of register $D$ are 5 AH , after the execution of
OUT (C), D
the byte 5AH will have been written to the peripheral device mapped to $I / 0$ port address 01H.

Operation: $\quad(C) \leftarrow r$
Format:

| Opcode | Operands |
| :--- | :--- |
| OUT | (C),r |



Description:
The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of Register $B$ are placed on the top half (A8 through Al5) of the address bus at this time. Then the byte contained in register $r$ is placed on the data bus and written into the selected peripheral device. Register r identifies any of the CPU registers shown in the following table, which also shows the corresponding 3-bit "r" field for each which appears in the assembled object code:

| Register |  | $\mathbf{r}$ |
| :--- | :--- | :--- |
|  |  |  |
| B | 000 |  |
| C | 001 |  |
| D | 010 |  |
| E | 011 |  |
| H | 100 |  |
| L | 101 |  |
| A | 111 |  |

M CYCLES: 3 T STATES: $12(4,4,4) \quad 4 \mathrm{MHZ}$ E.T.: 3.00

59H, then after the execution of
OUTI
register $B$ will contain OFH, the HL register pair will contain $1001 H$, and the byte 59 H will have been written to the peripheral device mapped to $1 / 0$ port address 07 H .

Operation: $(C) \leftarrow(H L), B \leftarrow B-1, H L \leftarrow H L+1$
Format:


Description:
The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register C are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus. The byte to be output is placed on the data bus and written into selected peripheral device. Finally the register pair HL is incremented.

M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T. $: 4.00$

## Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set if B-1=0; |
|  | reset otherwise |
| H: | Unknown |
| P/V: | Unknown |
| N: | Set |
| C: | Not affected |

Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are $10 H$, the contents of the HL register pair are 1000 H , and the contents of memory address 1000 H are

## Condition Bits Affected:

S: Unknown
Z: Set
H: Unknown
P/V: Unknown
N: Set
C: Not affected
Example:
If the contents of register C are 07 H , the contents of register $B$ are 03 H , the contents of the HL register pair are 1000 H , and memory locations have the following contents:

Location Contents
$1000 \mathrm{H} \quad 51 \mathrm{H}$
1001 H A9H
$1002 \mathrm{H} \quad 03 \mathrm{H}$
then after the execution of
OTIR
the HL register pair will contain 1003 H , register B will contain zero, and a group of bytes will have been written to the peripheral device mapped to $I / 0$ port address 07 H in the following sequence:

51H
A9H
03H

Operation: $\quad(C) \leftarrow(H L), B \leftarrow B-1 \downarrow H L \leftarrow H L+1$
Format:
Opcode
OTIR



Description:
The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the $I / O$ device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through Al5) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Then register pair HL is incremented. If the decremented B register is not zero, the Program Counter ( $P C$ ) is decremented by 2 and the instruction is repeated. If $B$ has gone to zero, the instruction is terminated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B$ is set to zero prior to instruction execution, the instruction will output 256 bytes of data.

If $\mathrm{B}=0$ :
M CYCLES: 5 T STATES: $21(4,5,3,4,5) 4$ MHZ E.T.: 5.25
If $\mathrm{B}=0$ :
M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4$ MHZ E.T.: 4.00
register $B$ are $10 H$, the contents of the HL register pair are 1000 H , and the contents of memory location 1000 H are 59 H , after the execution of

OUTD
register B will contain $0 F H$, the $H L$ register pair will contain OFFFH, and the byte 59 H will have been written to the peripheral device mapped to $1 / 0$ port address 07 H .
operation: $(C) \leftarrow(H L), B \leftarrow B-1, H L \leftarrow H L-1$
Format:
Opcode
OUTD.


Description:
The contents of the HL register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the $I / O$ device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Finally the register pair HL is decremented.

```
M CYCLES: 4 T STATES: 16(4,5,3,4) 4 MHZ E.T.: 4.00
```

Condition Bits Affected:
S: Unknown
Z: Set if $B-1=0$; reset otherwise
H: Unknown
P/V: Unknown
N: Set
C: Not affected
Example:
If the contents of register $C$ are 07 H , the contents of

## Condition Bits Affected:

S: Unknown
Z: Set
H: Unknown
P/V: Unknown
N: Set
C: Not affected

## Example:

If the contents of register $C$ are $07 H$, the contents of register $B$ are $03 H$, the contents of the HL register pair are $1000 H$, and memory locations have the following contents:

Location Contents
OFFEH $\quad 51 \mathrm{H}$
OFFFH A9H
$1000 \mathrm{H} \quad 03 \mathrm{H}$
then after the execution of
OTDR
the $H L$ register pair will contain OFFDH, register B will contain zero, and a group of bytes will have been written to the peripheral device mapped to $1 / 0$ port addres 07 H in the following sequence:

O3H
A 9H
51 H

Operation: $(C) \leftarrow(H L), B \leftarrow B-1, \quad H L \leftarrow H L-1$

## Format:

Opcode
OTDR



BB

## Description:

The contents of the HL register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the $I / 0$ device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through Al5) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Then register pair HL is decremented and if the decremented $B$ register is not zero, the Program Counter (PC) is decremented by 2 and the instruction is repeated. If $B$ has gone to zero, the instruction is terminated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B$ is set to zero prior to instruction execution, the instruction will output 256 bytes of data.

If $\mathrm{B}=0$ :
M CYCLES: 5 T STATES: $21(4,5,3,4,5) \quad 4 \mathrm{MHZ}$ E.T.: 5.25
If $\mathrm{B}=0$ :
M CYCLES: 4 T STATES: $16(4,5,3,4) 4$ MHZ E.T.: 4.00
EX (SP), IX Exchange the location (SP) and $I X$ ..... 81
Exchange the location (SP)and IY82
EX AF, AF ${ }^{\circ}$ Exchange the contents of $A F$ and $A F^{\prime}$ ..... 78EX DE,HL
EXX
HALT
IM 0
IM 1
IM 2
IN $A,(n)$
IN r, (C)
INC (HL)
INC IX
INC (IX+d)
INC IY
INC (IY+d)
INC $\mathbf{r}$
INC ss
IND
INDR
IN I
IN IR
JP (HL)
$J P$ (IX)
JP (IY)
$J P c c, n n$
$J P n n$
JR C, e
JR NC, e
Exchange the contents of DE and HL ..... 77
Exchange the contents of
BC,DE,HL with contents of
$B C^{\prime}, D E^{\prime}, H L^{\prime}$ respectively ..... 79
HALT (wait for interrupt or reset) ..... 140
Set interrupt mode 0 ..... 143
Set interrupt mode 1 ..... 144
Set interrupt mode 2 ..... 145
Load the Acc. with
input from device n ..... 253
Load the Reg. $r$ withinput from device (C)254
Increment location (HL) ..... 124
Increment IX ..... 158
Increment location (IX+d) ..... 125
Increment IY ..... 159
Increment location (IY+d) ..... 127
Increment Reg. r ..... 122
Increment Reg. pair ss ..... 157Load location (HL) withinput from port (C),decrement $H L$ and $B$260
Load location (HL) withinput from port (C),decrement $H L$ and decrement $B$,repeat until $B=0$262
Load location (HL) with input from port (C); and increment $H L$ and decrement $B$ ..... 256
Load location (HL) withinput from port (C),increment $H L$ and decrement $B$,repeat until $B=0$258
Unconditional Jump to (HL) ..... 232
Unconditional Jump to (IX) ..... 233
Unconditional Jump to (IY) ..... 234
Jump to location $n n$
if condition cc is true ..... 221
Unconditional jump to location nn ..... 220
Jump relative to PC+e if carry=1 ..... 224

JRe
JReJR NC, eUnconditional Jumprelative to PC+e223
Jump relative to
PC+e if carry $=0$ ..... 226
ALPHABETICAL
ASSEMBLY MNEMONIC OPERATION PAGE
ADC HL, ss Add with Carry Reg. pair ss to HL ..... 149
ADC A,s Add with carry operand sto Acc. ..... 108
ADD A, n Add value $n$ to Acc. ..... 102
ADD A, r Add Reg. $r$ to Acc. ..... 100
ADD A, (HL) Add location (HL) to Acc ..... 103
ADD $A,(I X+d)$ Add location (IX+d) to Acc. ..... 104
ADD A, (IY+d) Add location (IY+d) to Acc. ..... 106
ADD HL,ss Add Reg. pair ss to HI ..... 147
ADD IX, PP Add Reg. pair pp to IX ..... 153
ADD IY, rr Add Reg. pair rr to IY ..... 155
AND $s$ Logical "AND' of operand $s$ and Acc ..... 114
BIT b, (HL) Test BIT b of location (HL) ..... 205
BIT $b,(I X+d)$ Test BIT b of location (IX+d) ..... 207
BIT $b,(I Y+d)$ Test BIT b of location (IY+d) ..... 209
BIT b, r Test BIT b of Reg. r ..... 203
CALL cc, $\quad$ Call subroutine at location nn if condition cc is true ..... 240
CALL nn Unconditional call subroutine
at location nn ..... 238
CCF Complement carry flag ..... 137
CP s Compare operand $s$ with Acc. ..... 120
CPD Compare location (HL) and Acc. decrement $H L$ and $B C$ ..... 95
CPDR Compare location (HL) and Acc. decrement $H L$ and $B C$, repeat until $B C=0$ ..... 97
CPI Compare location (HL) and Acc. increment $H L$ and decrement $B C$ ..... 91
CPIR Compare location (HL) and Acc. increment $H L$, decrement $B C$ repeat until $B C=0$ ..... 93
C PL Complement Acc. ( $1^{\prime} s$ comp) ..... 134
DAA Decimal adjust Acc. ..... 132
DEC m Decrement operand m ..... 129
DEC IX Decrement IX ..... 161
DEC IY Decrement IY ..... 162
DEC ss Decrement Reg. pair ss ..... 160
DI
DJNZ e
EIDisable interrupts141
Decrement $B$ and Jump relative if $B=0$ ..... 235
Enable interrupts ..... 142
EX (SP), HL Exchange the location (SP) and HL ..... 80

LDI
Load location (DE) with location (HL), increment DE,HL, decrement BC ..... 83

LDIR

NEG
NO $P$
OR s
OTDR

OTIR

OUT (C), r
OUT ( n ), A OUTD

OUTI
POP IX
POP IY
POP qq
PUSH IX
PUSH IY
PUSH qq
RES b,m
RET
RET cc
RETI
RETN
RL m
RLA
RLC (HL)
RLC ( $\mathrm{X}+\mathrm{d}$ )
RLC (IY+d)
RLC r
RLCA
RLD

RR m
RRA
RRC m
Load location (DE) with location (HL), increment DE,HL, decrement
$B C$ and repeat until $B C=0$ ..... 85
Negate Acc. (2's complement) ..... 135
No operation ..... 139
Logical 'OR' of operand $s$ and Acc ..... 116
Load output port (C) with location (HL) decrement $H L$ and $B$, repeat until $B=0$ ..... 273
Load output port (C) with location (HL), increment $H L$, decrement $B$, repeat until $B=0$ ..... 269
Load output port (C) with Reg. r ..... 265
Load output port (n) with Acc. ..... 264
Load output port (C) with location (HL), decrement $H L$ and $B$ ..... 271
Load output port (C) with location (HL), increment $H L$ and decrement $B$ ..... 267
Load IX with top of stack ..... 74
Load IY with top of stack ..... 75
Load Reg. pair qq with top of stack ..... 72
Load IX onto stack ..... 70
Load IY onto stack ..... 71
Load Reg. pair qq onto stack ..... 69
Reset Bit b of operand m ..... 217
Return from subroutine ..... 243
Return from subroutine if condition cc is true ..... 244
Return from interrupt ..... 246
Return from non maskable interrupt ..... 248
Rotate left through carry operand m ..... 180
Rotate left Acc. through carry ..... 166
Rotate location (HL) left circular ..... 174
Rotate location (IX+d) left circclar ..... 176
Rotate location (IY+d) left circular ..... 178
Rotate Reg. r left circular ..... 172
Rotate left circular Acc. ..... 164
Rotate digit left and right between Acc. and location (HL) ..... 198
Rotate right through carry operand m ..... 186
Rotate right Acc. through carry ..... 170
Rotate operand m right circular ..... 183

| JR NZ, e | Jump relative to |  |
| :---: | :---: | :---: |
|  | PC+e if non zero ( $Z=0$ ) | 230 |
| JR Z, e | Jump relative to |  |
|  | PC+e if zero ( $Z=1$ ) | 228 |
| LD A, (BC) | Load Acc. with location (BC) | 42 |
| LD A, (DE) | Load Acc. with location (DE) | 43 |
| LD A, I | Load Acc. with I | 48 |
| LD $A,(\mathrm{n} \\|)$ | Load Acc. with location $n$ n | 44 |
| LD $A, R$ | Load Acc. with Reg. R | 49 |
| LD ( $\mathrm{BC}_{\mathrm{C}}$ ), A | Load location (BC) with Acc | 45 |
| LD (DE), A | Load location (DE) with Acc. | 46 |
| LD (HL), n | Load location (HL) with value n. | 39 |
| LD dd, n n | Load Reg. pair dd with value nn | 53 |
| LD dd, ( nn ) | Load Reg. pair dd with location (nn) | 57 |
| LD HL, (nn) | Load HL with location (nn) | 56 |
| LD (HL), r | Load location (HL) with Reg. r | 34 |
| LD I, A | Load I with Acc. | 50 |
| LF IX, nn | Load IX with value nn | 54 |
| LD IX, (nn) | Load IX with location (nn). | 59 |
| LD (IX+d), $n$ | Load location (IX+d) with value $n$ | 40 |
| LD (IX+d), r | Load location (IX+d) with Reg. r. | 35 |
| LD IY, nn | Load IY with value nn | 55 |
| LD IY, ( n n) | Load IY with location (nn)............................. | 60 |
| LD (IY+d), n | Load location (IY+d) with value n. | 41 |
| LD (IY+d), r | Load location (IY+d) with Reg. r | 37 |
| LD ( n n ) , A | Load location ( n n) with Acc. | 47 |
| LD ( n n ) , dd | Load location (nn) with Reg. pair dd.......... | 62 |
| LD (nn), HL | Load location (nn) with HL. | 61 |
| LD ( n n ), IX | Load location (nn) with IX | 64 |
| LD ( $\mathrm{n} \mathbf{n}$ ), IY | Load location (nn) with IY | 65 |
| LD R, A | Load R with Acc. | 51 |
| LD r, (HL) | Load Reg. r with location (HL) ...................... | 29 |
| LD $\mathrm{r},(\mathrm{IX}+\mathrm{d})$ | Load Reg. $r$ with location (IX+d) | 30 |
| LD $r,(\mathrm{I}+\mathrm{d})$ | Load Reg. $r$ with location (IY+d). | 32 |
| LD $r, n$ | Load Reg. r with value n ..... | 28 |
| LD $\mathbf{r}, \mathbf{r}^{\prime}$ | Load Reg. r with Reg. $\mathrm{r}^{\prime}$ | 27 |
| LD SP, HL | Load SP with HL | 66 |
| LD SP, IX | Load SP with IX | 67 |
| LD SP, IY | Load SP with IY | 68 |
| LDD | Load location (DE) with location (HL), decrement $D E, H L$ and $B C$ | 87 |
| LDDR | Load location (DE) with location (HL), decrement $D E, H L$ and $B C$; <br> repeat until $B C=0$ | 89 |

APPENDIX A<br>ERROR MESSAGES AND EXPLANATIONS

1) WARNING - OPCODE REDEFINED

Indicates that an opcode has been redefined by a macro so that future uses of the opcode will result in the appropriate macro call. This message may be suppressed by the NOW option.
2) NAME CONTAINS INVALID CHARACTERS

Indicates that a name (either a label or an operand) contains illegal characters. Names must start with an alphabetic character and any following characters must be either alphanumeric (A...Z or 0...9), a question mark (?) or an underbar ().
3) INVALID OPCODE

Indicates that the opcode was not recognized. Occurs when the opcode contains an illegal character (including non-printing control characters), when the opcode is not either all upper case or all lower case, or when macros are used and the Moption is not specified.
4) INVALID NUMBER

Indicates an invalid character in a number. Occurs when a number contains an illegal character (including non-printing control characters) or a number contains a digit not allowed in the specified base (e.g., 8 or 9 in an octal number or a letter in a hexadecimal number where the trailing $H$ was omitted.)
5) INVALID OPERATOR

Indicates use of an invalid operator in an expression. Occurs when an operator such as AND or XOR is misspelled or contains illegal characters.
6) SYNTAX ERROR

Indicates the syntax of the statement is invalid. Occurs when an expression is incorrectly formed, unmatched parenthesis are found in an operand field, or a DEFM string is either too long (greater than 63 characters) or contains unbalanced quotes.
7) ASSEMBLER ERROR

Indicates that the assembler has failed to process this instruction. Usually occurs when an expression is incorrectly formed.
8) UNDEFINED SYMBOL

Indicates that a symbol in an operand field
RRCA Rotate right circular Acc. ..... 168

RRD

RST p
SBC A, s

SBCHL,ss

SCF
SET b, (HL)
SET b, (IX+d)
SET b, (IY+d
SET b, r
SLA m
SRA m
SRL m
SUB s
XOR $\mathbf{s}$

Rotate digit right and left
between Acc. and location (HL).......................... 200
Restart to location p............................................... 250
Subtract operand s
from Acc. with carry.................................................. 112
Subtract Reg. pair ss from
HL with carry
151
Set carry flag ( $C=1$ ) ..................................................... 138
Set Bit b of location (HL) .................................... 212
Set Bit b of location (IX+d)................................. 213
Set Bit b of location (IY+d)................................ 215
Set Bit b of Reg. r................................................... 211
Shift operand m left arithmetic ....................... 189
Shift operand m right arithmetic..................... 192
Shift operand m right logical........................... 195
Subtract operand $s$ from Acc................................ 110
Exclusive 'OR' operand s and Acc..................... 118118
bytes). The line will be truncated.

EXTERNAL DEFINITION ERROR
Indicates that either a label was present on an EXTERNAL pseudo-op statement, or there was an attempt to declare a symbol to be EXTERNAL which had previously been defined within the module to have an absolute value. May occur due to a misspelling or other oversight.
20) NAME DECLARED GLOBAL AND EXTERNAL Indicates that the name was found in both a GLOBAL pseudo-op and an EXTERNAL pseudo-op which is contradictory. May occur due to a misspelling or other oversight.
21) LABEL DECLARED AS EXTERNAL Indicates that a name has been declared in both an EXTERNAL pseudo-op and as a label in this module. May occur due to misspelling or other oversight.
22) INVALID EXTERNAL EXPRESSION

Indicates that a symbol name which has been declared in an EXTERNAL pseudo-op is improperly used in an expression. May occur when invalid arithmetic opedators are applied to an external expression or when the mode of
was never defined. Occurs when a name is misspelled or not declared as a label for an instruction or pseudo-op.
9) INVALID OPERAND COMBINATION

Indicates that the operand combination for this opcode is invalid. Occurs when a register name or condition code is missspelled or incorrectly used with the particular opcode.
11) MULTIPLE DECLARATION

Indicates that an attempt was made to redefine a label. Occurs when a label is misspelled, or mistakenly used several times. The pseudo-op DEFL can be used to assign a value to a label which can then be redefined by another DEFL.
12) MACRO DEFINITION ERROR Indicates that a macro is incorrectly defined. Occurs when the $M$ option is not specified but macros are used, when a macro is defined within another macro definition, when the parameters are not correctly specified, or an unrecognized parameter is found in the macro body.
13) UNBALANCED QUOTES Indicates that a string is not properly bounded by single quote marks or quote marks inside a string are not properly matched in pairs.
14) ASSEMBLER COMMAND ERROR

Indicates that an assembler command is not recognized or is incorrectly formed. The command must begin with an asterisk (*) in column one, the first letter identifies the command, and any parameters such as 'ON', 'OFF' or a filename must be properly delimited. The command will be ignored.
15) MACRO EXPANSION ERROR Indicates that the expansion of a single line in a macro has overflowed the expansion buffer. Occurs when substitution of parameter causes the line to increase in length beyond the capacity of the buffer (currently 128

INSTRUCTION SET ALPHABETICAL ORDER
Z-80 CRUSS ASSEMBLER VERSION 1.06 OF 06/18/76 07/09/76 10:22:47 OPCODE LISIING LUC OBJ CODE STMT SOURCE STATEMENT

| 0000 | 8 E | 1 | ADC | A, ( HL ) | 007C | CB56 | 70 | BIT | 2.(HL) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | DDYE05 | 2 | ADC | A, (IX + IND) | 007E | ODCB0556 | 71 | BIT | 2, (IX + IND) |
| 0004 | FD8E 05 | 3 | ADC | A, (IY+IND) | 0082 | FDCB0556 | 72 | BIT | 2,(1Y+IND) |
| 0007 | 8 F | 4 | AUC | A, A | 0086 | CB5 7 | 73 | BIT | 2,A |
| 0008 | 88 | 5 | ADC | A, 8 | 0088 | CBSO | 74 | BIT | 2, B |
| 0009 | 89 | 6 | ADC | A, C | 008A | CB51 | 75 | BIT | 2, C |
| 000a | 8 A | 7 | ADC | A, D | 008C | CB52 | 76 | BIT | 2,D |
| 0008 | 8 B | 8 | ADC | A, E | OOBE | CB53 | 77 | BIT | 2,E |
| 000C | 8 C | 9 | ADC | $\mathrm{A}, \mathrm{H}$ | 0090 | CB54 | 78 | BIT | 2, H |
| 0000 | 8 D | 10 | ADC | A, L | 0092 | C855 | 79 | BIT | 2.1 |
| 000E | CE20 | 11 | $\triangle$ AC | A, $N$ | 0094 | CB5E | 80 | BIT | 3, (HL) |
| 0010 | ED4A | 12 | ADC | HL, BC | 0096 | DDC3055E | 81 | BIT | 3,(IX+IND) |
| 0012 | ED5A | 13 | ADC | HL, DE | 009A | FDCB055E | 82 | 815 | 3, ( $1 \mathrm{Y}+\mathrm{IND}$ ) |
| 0014 | ED6A | 14 | ADC | HL. HL | 009E | CB5F | 83 | 8IT | 3,A |
| 0016 | EDTA | 15 | $A D C$ | HL, SP | OOAO | CB5 8 | 84 | BIt | 3,B |
| 0018 | 86 | 16 | $A D D$ | A, (HL) | 0042 | C859 | 85 | 815 | 3, C |
| 0019 | 008605 | 17 | ADO | $\left.A_{\text {F }}(1)+I N D\right)$ | 00A4 | CB5A | 86 | 6IT | 3,0 |
| 0016 | f08605 | 18 | ADD | $A,(I Y+I N D)$ | 00A6 | CB5 8 | 87 | 815 | 3,E |
| $001 F$ | 87 | 19 | ADD | A, A | OOAB | CB5C | 88 | 815 | $3, \mathrm{H}$ |
| 0020 | 80 | 20 | ADO | $A, B$ | OOAA | CB50 | 89 | BIT | 3.L |
| 0021 | 81 | 21 | ADD | $A, C$ | OOAC | CB66 | 90 | 815 | 4, (HL) |
| 0022 | B2 | 22 | ADD | A, D | OOAE | ODCB0566 | 91 | BIT | 4, (IX + IND) |
| 0023 | 83 | 23 | ADD | $A, E$ | 0082 | FDCB 0566 | 92 | BIT | $4,(1 Y+1 N D)$ |
| 0024 | 84 | 24 | ADD | A, H | 0086 | C867 | 93 | BIT | 4, A |
| 0025 | 85 | 25 | ADD | A, L | 0088 | CB60 | 94 | 815 | 4, B |
| 0026 | C620 | 26 | ADD | A, N | OOBA | CB6 1 | 95 | BIT | 4, C |
| 0028 | 09 | 27 | ADD | HL, BC | OOBC | C862 | 96 | 817 | 4.0 |
| 0029 | 19 | 28 | ADD | HL, DE | OOBE | CB63 | 97 | BIT | 4.E |
| 002A | 29 | 29 | ADD | HL, HL | 00CO | C864 | 98 | 815 | $4 . \mathrm{H}$ |
| 002B | 39 | 30 | ADD | HL, SP | 00 C 2 | CB65 | 99 | 815 | 4.1 |
| 002C | D009 | 31 | ADD | 1 X , BC | 0004 | C86E | 100 | 8IT | 5, (HL) |
| OO2E | D019 | 32 | ADD | IX, OE | 00C6 | DDCB056E | 101 | BIT | 5, (1X+INO) |
| 0030 | 0029 | 33 | ADD | IX, IX | OOCA | FOCB056E | 102 | 815 | $5 .(1 Y+I N D)$ |
| 0032 | D039 | 34 | ADO | [ X , SP | OOCE | CB6F | 103 | BIT | 5,A |
| 0034 | FDOY | 35 | ADD | IY, BC | 0000 | C868 | 104 | BIT | 5, B |
| 0036 | F019 | 36 | ADD | IV, DE | 0002 | CB69 | 105 | B1T | 5, C |
| 0038 | F029 | 37 | ADO | IY,IY | 0004 | CB6A | 106 | BIT | 5,0 |
| 003A | F039 | 38 | ADD | IY, SP | 0006 | CB6B | 107 | BIT | 5, E |
| 003C | A6 | 39 | AND | ( HL) | 0008 | CB6C | 108 | BIT | 5, H |
| 0030 | DDA 605 | 40 | AND | (IX+IND) | OODA | CB6D | 109 | BIT | 5.1 |
| 0040 | FDA605 | 41 | AND | $(I Y+I N D)$ | OODC | CB 76 | 110 | BIT | 6, ( HL ) |
| 0043 | A7 | 42 | AND | A | OODE | DOCB0576 | 111 | 815 | 6, (1 $1 \times$ IND) |
| 0044 | AO | 43 | AND | 8 | OOE 2 | FDCB 0576 | 112 | BIT | $6,(1 Y+1 N D)$ |
| 0045 | Al | 44 | AND | C | OOE6 | CB77 | 113 | BIT | 6, A |
| 0046 | 42 | 45 | AND | 0 | OOEB | C870 | 114 | 815 | 6, 8 |
| 0047 | A3 | 46 | AND | E | OOEA | CB71 | 115 | 815 | 6, C |
| 0048 | A4 | 47 | AND | H | OOEC | C872 | 116 | BIT | 6,0 |
| 0049 | 45 | 48 | AND | L | OOEE | C873 | 117 | BIT | 6, E |
| 004A | E620 | 49 | AND | $N$ | OOFO | C874 | 118 | BIT | 6, H |
| 004C | CB46 | 50 | BIT | 0.(HL) | OOF 2 | CB75 | 119 | 815 | 6, L |
| 004 E | DOCB0546 | 51 | BIT | $0,(1 X+$ INO $)$ | 0014 | CB7E | 120 | 815 | 7. (HL) |
| 0052 | FOCB 0546 | 52 | BIT | $0,(1 Y+I N D)$ | $00 F 6$ | DOCB057E | 121 | BIT | 7, (IX + IND) |
| 0056 | C84 7 | 53 | 817 | O, A | OOFA | FDCB057E | 122 | BIT | 7, (IY + IND) |
| 0058 | C840 | 54 | BIT | 0, B | OOFE | CB7F | 123 | BIT | 7.A |
| 005A | CB4 1 | 55 | BIT | $0 . \mathrm{C}$ | 0100 | CB78 | 124 | BIT | 7, B |
| 005C | C842 | 56 | 815 | 0, D | 0102 | CB79 | 125 | BIT | 7, C |
| 005E | C843 | 57 | 817 | O,E | 0104 | C87A | 126 | BIT | 7,0 |
| 0060 | CB44 | 58 | BIT | O.H | 0106 | CB7B | 127 | BIT | 7,E |
| 0062 | C845 | 59 | BIT | 0, L | 0108 | CB7C | 128 | 815 | 7, H |
| 0064 | CB4E | 60 | BIT | 1, (HL) | 010A | C870 | 129 | BIT | 7,L |
| 0066 | DDCB054E | 61 | BIT | 1, ( $1 \mathrm{X}+$ [ ND $)$ | O10C | DC8405 | 130 | CALL | $\mathrm{C}, \mathrm{NN}$ |
| 006A | FDCB054E | 62 | 815 | $1,(I Y+I N D)$ | $010 F$ | FC. 8405 | 131 | CALL | $\mathrm{M}, \mathrm{NN}$ |
| 006E | CB4F | 63 | BIt | 1, A | 0112 | D48405 | 132 | CALL | NC, NN |
| 0070 | C848 | 64 | BIT | 1,8 | 0115 | CO8405 | 133 | CALL | NN |
| 0072 | CB49 | 65 | BIT | 1, C | 0118 | C48405 | 134 | CALL | NZ. NN |
| 0074 | C84A | 66 | BIT | 1,0 | 0118 | F48405 | 135 | CALL | $\mathrm{P}, \mathrm{NN}$ |
| 0076 | CB4B | 67 | 815 | 1,E | 011 E | EC8405 | 136 | CALL | PE, NN |
| 0078 | C84C | 68 | 815 | 1, H | 0121 | E48405 | 137 | CALL | PO,NN |
| 0074 | CB4D | 69 | BIT | 1.L | 0124 | CC8405 | 138 | CALL | Z,NN |

an operand must be either absolute or relocatable.
23) INVALID RELOCATABLE EXPRESSION

Indicates than an expression which contains a relocatable value (either a label or the reference counter sumbol \$ in a relocatable module) is improperly formed or used. May occur when invalid arithmetic operators are applied to a relocatable expression or when the mode of an operand must be absolute. Remember that all relocatable values (addresses) must be represented in 16 bits.
24) EXPRESSION MUST BE ABSOLUTE

Indicates that the mode of an expression is not absolute when it should be. May occur when a relocatable or external expression is used to specify a quantity that must be either constant or representable in less than 16 bits.
25) UNDEFINED GLOBAL(S)

Indicates that one or more sumbols which were declared in a GLOBAL pseudo-op were never actually defined as a label in this module. May occur due to a misspeliing or other oversight.
26) WARNING - ORG IS RELOCATABLE Indicates that an ORG statement was encountered in a relocatable module. This warning is issued to remind the user that the reference counter is set to a relocatable value, not an absolute one. May occur when the Absolute option is not specified for an absolute module. This warning may be suppressed by the NOW option.

Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76 07/09/76 10:22:47 OPCODE LISTING
LOC OBJ CDOE STMT SOURCE STATEMENT

| 022E | 70 | 277 | LD | A, L | 0248 | D06E05 | 346 | LD | L. (1X+IND) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $022 F$ | 3E20 | 278 | 10 | $A, N$ | 0248 | FD6E05 | 347 | LD | $L \cdot(I Y+I N D)$ |
| 0231 | 46 | 279 | LD | B, (HL) | O2AE | 6 F | 348 | LD | L, A |
| 0232 | D04605 | 280 | LD | B, (IX + IND) | 02AF | 68 | 349 | Lo | L, B |
| 0235 | FD4605 | 281 | LD | B, (IY+IND) | 0280 | 69 | 350 | LD | L, C |
| 0238 | 47 | 282 | 10 | B, A | 0281 | 6 A | 351 | 10 | L, 0 |
| 0239 | 40 | 283 | L0 | B, B | 0282 | 68 | 352 | LD | L.E |
| 023A | 41 | 284 | LD | $B, C$ | 0283 | ${ }_{6 C}$ | 353 | LD | L, H |
| 0238 | 42 | 285 | 10 | B, 0 | 0284 | 60 | 354 | LD | L, L |
| 023C | 43 | 286 | LD | B,E | 0285 | 2E20 | 355 | L0 | LiN |
| 0230 | 44 | 287 | LD | $\mathrm{B}, \mathrm{H}, \mathrm{NN}$ | 0287 | E07B8405 | 356 | LD | SP, (NNI |
| 023E | 45 | 288 | LO | B,L | 028 B | F9 | 357 | LO | SP, HL |
| 023F | 0620 | 289 | LD | $B, N$ | 02BC | DDF9 | 358 | LD | SP, IX |
| 0241 | ED488405 | 290 | 10 | BC, ( $N$ N) | 028E | FDF9 | 359 | LD | SP, IY |
| 0245 | 018405 | 291 | 10 | BC, NN | 02CO | 318405 | 360 | LD | SP,NN |
| 0248 | $4 E$ | 292 | LD | C, (HL) | 02 C 3 | EDA 8 | 361 | LOD |  |
| 0249 | D04E05 | 293 | LD | C. $(1 \times+I N O)$ | 02C5 | ED88 | 362 | LDDR |  |
| 0246 | F04E05 | 294 | LD | $C,(I Y+I N D)$ | 02 C 7 | EDAO | 363 | LDI |  |
| $024 F$ | 4 F | 295 | LD | C, A | 02C9 | EDBO | 364 | LDIR |  |
| 0250 | 48 | 296 | L0 | C, B | 02CB | ED44 | 365 | NEG |  |
| 0251 | 49 | 297 | 4 | C, C | 02CD | 00 | 366 | NOP |  |
| 0252 | 4A | 298 | 10 | C. ${ }^{\text {c }}$ | 02CE | B6 | 367 | OR | ( HL ) |
| 0253 | 4 B | 299 | LD | C, E | 02CF | D08605 | 368 | OR | (IX+IND) |
| 0254 | 4 C | 300 | LD | C.H | 0202 | FD8605 | 369 | OR | $(1 \gamma+1 N D)$ |
| 0255 | 40 | 301 | LD | $\mathrm{C}, \mathrm{L}$ | 0205 | B7 | 370 | OR | A |
| 0256 | OE20 | 302 | LD | C,N | 0206 | B0 | 371 | OR | 8 |
| 0258 | 56 | 303 | LO | D. ( HL$)$ | $02 \mathrm{D7}$ | B1 | 372 | OR | C |
| 0259 | D05605 | 304 | LD | D, (IX I IND) | 0208 | B2 | 373 | OR | D |
| 025 C | F05605 | 305 | LD | D, (IY+IND) | 0209 | B3 | 374 | OR | E |
| 025 F | 57 | 306 | 10 | D,A | 020A | 84 | 375 | OR | H |
| 0260 | 50 | 307 | LO | D, 8 | 02 DB | 85 | 376 | OR | L |
| 0261 | 51 | 308 | LD | D, C | 020C | F620 | 377 | OR | N |
| 0262 | 52 | 309 | L0 | D, 0 | 020E | EDBB | 378 | OTDR |  |
| 0263 | 53 | 310 | LD | D,E | 02 EO | ED83 | 379 | OTIR |  |
| 0264 | 54 | 311 | 10 | D, H | 02E2 | E079 | 380 | OUT | (C) + $A$ |
| 0265 | 55 | 312 | 10 | D,L | 02E4 | E041 | 381 | OUT | (C) 8 |
| 0266 | 1620 | 313 | LD | O, N | 02E6 | E049 | 382 | OUT | (C) +C |
| 0268 | ED588405 | 314 | L0 | DE, (NN) | 02E8 | E051 | 383 | OUT | (C), ${ }^{\text {c }}$ |
| $026 C$ | 118405 | 315 | 10 | DE, NN | O2EA | ED59 | 384 | OUT | (C) , E |
| 026F | $5 E$ | 316 | LD | E, (HL) | 02EC | E061 | 385 | OUT | (C), H |
| 0270 | DD5E05 | 317 | 10 | E, (IX + IND) | O2EE | ED69 | 386 | OUT | (C) CL |
| 0273 | FOSE 05 | 318 | LD | $E,(I Y+I N D)$ | 0270 | 0320 | 387 | OUT | N,A |
| 0276 | 5 F | 319 | 10 | E,A | $02 \mathrm{F2}$ | EDAB | 388 | OUTD | + |
| 0277 | 58 | 320 | 10 | E,B | 02 F 4 | EDA3 | 389 | OUTI |  |
| 0278 | 59 | 321 | 10 | E, $C$ | $02 \mathrm{F6}$ | Fl | 390 | POP | ${ }^{\text {AF }}$ |
| 0279 | 54 | 322 | LD | E, ${ }^{\text {d }}$ | $02 F 7$ | C1 | 391 | POP | BC |
| 0274 | 58 | 323 | LD | E, E | 02F8 | 01 | 392 | POP | OE |
| 0278 | 5 C | 324 | L0 | E, H | $02 F 9$ | El | 393 | POP | HL |
| 027 C | 50 | 325 | L0 | E, L | 02FA | DDE1 | 394 | POP | 1 x |
| 0270 | $1 E 20$ | 326 | LD | E,N | 02FC | FDE1 | 395 | POP | IY |
| 027F | 66 | 327 | LD | H, (HL) | O2FE | F5 | 396 | PUSH | AF |
| 0280 | D06605 | 328 | LD | H. (IX + INO) | 02FF | C5 | 397 | PUSH | 8 C |
| 0283 | FD6605 | 329 | 10 | H, ( $1 \mathrm{Y}+1 \mathrm{ND})$. | 0300 | 05 | 398 | PUSH | DE |
| 0286 | 67 | 330 | LO | H,A | 0301 | E5 | 399 | PUSH | HL |
| 0287 | 60 | 331 | L0 | H, B | 0302 | DOE5 | 400 | PUSH | 1 IX |
| 0288 | 61 | 332 | CD | H,C | 0304 | FDE 5 | 401 | PUSH | 1Y |
| 0289 | 62 | 333 | L0 | $\mathrm{H}, \mathrm{D}$ | 0306 | C886 | 402 | RES | $0,1 \mathrm{HL})$ |
| 028A | 63 | 334 | L0 | H, E | 0308 | DDC80586 | 403 | RES | $0 \cdot(1 X+$ INO) |
| 028B | 64 | 335 | LD | $\mathrm{H}, \mathrm{H}$ | 030 C | FDCB0586 | 404 | RES | $0,(17+$ INO) |
| 028C | 65 | 336 | LD | $\mathrm{H}, \mathrm{L}$ | 0310 | C887 | 405 | RES | 0,4 |
| 0280 | 2620 | 337 | LD | $\mathrm{H}, \mathrm{N}$ | 0312 | C880 | 406 | RES | 0,8 |
| 028F | 248405 | 338 | LD | HL, (NN) | 0314 | C881 | 407 | RES | 0,1 |
| 0292 | 218405 | 339 | 10 | HL, NN | 0316 | C882 | 408 | RES | 0, ${ }^{\text {d }}$ |
| 0295 | ED47 | 340 | 10 | I, A | 0318 | C883 | 409 | RES | O,E |
| 0297 | DD2A8405 | 341 | 10 | IX, (NN) | 0314 | CB84 | 410 | RES | $0 . \mathrm{H}$ |
| 029B | DD218405 | 342 | L0 | $1 \times$, NN | 031 C | C885 | 411 | RES | 0.1 |
| 029F | FD2A8405 | 343 | 10 | IY, (NN) | 031 E | CBAE | 412 | RES | 1, ( HL ) |
| 0243 | FD218405 | 344 | 40 | IY,NN | 0320 | DOCB058E | 413 | RES | 1. (IX+IND) |
| 0247 | 6 E | 345 | LO | L, (HL) | 0324 | FOCB058E | 414 | RES | $1,(1 Y+I N D)$ |



Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76
07/09/76 10:22:47 OPCODE LISTING

| LOC | OBJ CODE | STMT | ST | MENT | LOC | OBJ CODE | STMT | STA | EMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 044D | 9 A | 553 | SBC | A, D | O4EA | Cbed | 622 | SET | 5,L |
| U44E | 98 | 554 | SBC | A, E | U4EC | CBF6 | 623 | SET | 6, (HL) |
| 044F | 9 C | 555 | SBC | A, H | O4EE | DUCB05F6 | 624 | SET | 6.(IX+1ND) |
| 0450 | 90 | 556 | SBC | A,L | 04 F 2 | FDCB05F6 | 625 | SET | 6, (IY+IND) |
| 0451 | DE20 | 557 | S8C | A, N | $04 \mathrm{F6}$ | CBF7 | 626 | SET | 6, A. |
| 0453 | ED42 | 558 | SBC | HL, BC | 04F8 | CBFO | 627 | SET | 6,8 |
| 0455 | ED52 | 559 | SBC | HL, DE | 04FA | CBF1 | 628 | SET | 6,6 |
| 0457 | E062 | 560 | SBC | HL, HL | 04FC | CBF2 | 629 | SET | 6.0 |
| 0459 | E072 | 561 | SBC | HL, SP | 04 FE | CBF3 | 630 | SET | 6 , E |
| 0458 | 37 | 562 | SCF |  | 0500 | CBF4 | 631 | SET | 6, H |
| 045C | CBC6 | 563 | SEI | 0, ( HL ) | 0502 | CBF5 | 632 | SET | 6,L |
| 045 E | DOCBOSC6 | 564 | SET | $0 .(1 x+1 N D)$ | 0504 | CBFE | 633 | SET | 7, (HL) |
| 0462 | FDCB05C6 | 565 | SET | $0,(I Y+I N D)$ | 0506 | DOCB05FE | 634 | SET | 7, (IX +1 ND ) |
| 0466 | CBC7 | 566 | SET | 0,A | 0504 | FOCB05FE | 635 | SET | 7, (IY+ IND) |
| 0468 | CBCO | 567 | SET | 0, B | 050E | CBFF | 636 | SET | 7.A |
| 046A | CBC1 | 568 | SET | $0, \mathrm{C}$ | 0510 | CBF8 | 637 | SET | 7,8 |
| 046C | CBC2 | 569 | SET | $0, \mathrm{D}$ | 0512 | CBF9 | 638 | SET | 7, C |
| 046E | CBC 3 | 570 | SEI | O, E | 0514 | CBFA | 639 | SET | 7,0 |
| 0470 | CBC4 | 571 | SET | O,H | 0516 | CBFE | 640 | SET | 7.E |
| 0472 | CBC5 | 572 | SET | 0, L | 0518 | CBFC | 641 | SET | 7, H |
| 0474 | CBCE | 573 | SET | 1, (HL) | 051A | CBFD | 642 | SET | 7,L |
| 0476 | DDCB05CE | 574 | SET | $1 .(1 X+I N D)$ | 0514 | CB26 | 643 | SLA | (HL) |
| 0474 | FDCBOSCE | 575 | SET | $1,(1 Y+I N D)$ | 051 E | DOCB0526 | 644 | SLA | $(1 X+1$ ND $)$ |
| 0478 | CBCF | 576 | SET | 1, A | 0522 | FDCB0526 | 645 | SLA | $(i y+I N D)$ |
| 0480 | CBCB | 577 | SET | 1, B | 0526 | CB27 | 646 | SLA | A |
| 0482 | CBC9 | 578 | SET | 1, C | 0528 | CB20 | 647 | SLA | ${ }^{8}$ |
| 0484 | CBCA | 579 | SET | 1,0 | 052A | CB21 | 648 | SLA | ${ }^{\text {c }}$ |
| 0486 | CBCB | 580 | SET | 1,E | 052 C | 6822 | 649 | SLA | D |
| 0488 | CBCC | 581 | SET | $1, \mathrm{H}$ | 052 E | CB23 | 650 | SLA | E |
| 048A | CBCD | 582 | SET | 1, L | 0530 | C824 | 651 | SLA | H |
| 048 C | CBD6 | 583 | SET | 2, ( HL ) | 0532 | CB25 | 652 | SLA | L |
| 048 E | DOCB0506 | 584 | SET | $2,(1 X+1 N D)$ | 0534 | CB2E | 653 | SRA | ( HL ) |
| 0492 | FDCB0506 | 585 | SET | 2, (IY+IND) | 0536 | DDCB052E | 654 | SRA | $(\{X+I N O)$ |
| 0496 | C8D7 | 586 | SET | 2,A | 053A | FDCB052E | 655 | SRA | $([Y+I N D)$ |
| 0498 | CBDO | 587 | SET | 2,8 | 053 E | CB2F | 656 | SRA | ${ }^{\text {A }}$ |
| 049A | CBDI | 588 | SET | 2,C | 0540 | C828 | 657 | SRA | B |
| 049C | CBU2 | 589 | SET | 2,0 | 0542 | CB29 | 658 | SRA | C |
| 049E | C803 | 590 | SET | 2,E | 0544 | CB2A | 659 | SRA | 0 |
| 04 A0 | CBD4 | 591 | SET | 2, H | 0546 | CB2B | 660 | SRA | E |
| 04A2 | CBO5 | 592 | SET | 2.1 | 0548 | CB2C | 661 | SRA | H |
| 04 A4 | CB08 | 593 | SET | 38 | 054A | CB2D | 662 | SRA |  |
| 04A6 | CBDE | 594 | SET | 3, ( HL ) | $054 C$ | CB3E | 663 | SRL | (HL) |
| 0448 | DOCB050E | 595 | SET | 3, (IX IND$)$ | 054 E | DOCB053E | 664 | SRL | (IX+IND) |
| 04AC | FOCB05DE | 596 | SET | $3,(1 Y+1 N D)$ | 0552 | FOCB053E | 665 | SRL | (IY+IND) |
| 04B0 | CBDF | 597 | SEI | 3,A | 0556 | CB3F | 666 | SRL | A |
| 0482 | CBD9 | 598 | SET | 3, C | 0558 | C838 | 667 | SRL | B |
| 0484 | CBDA | 599 | SET | 3,0 | 055A | CB39 | 668 | SRL | C |
| 0486 | CBDB | 600 | SET | 3,E | 055 C | CB3A | 669 | SRL | 0 |
| 0488 | CBDC | 601 | SET | 3, H | 055E | C838 | 670 | SRL | E |
| 04BA | CBUD | 602 | SET | 3,L | 0560 | CB3C | 671 | SRL | H |
| 04 BC | CBE 6 | 603 | SET | 4. ( HL ) | 0562 | C83D | 672 | SRL | 1 |
| 04BE | ODCBOSE6 | 604 | SET | $4 .(1)$ | 0564 | 96 | 673 | SUB | (HL) |
| $04 \mathrm{C2}$ | FDCB05E6 | 605 | SET | $4,(1 Y+1 N O)$ | 0565 | DD9605 | 674 | SUB | (IX+IND) |
| $04 \mathrm{C6}$ | CBE 7 | 606 | SET | 4.A | 0568 | F09605 | 675 | SUB | (IY+IND) |
| 04 C 8 | CBEO | 607 | SET | 4,8 | 0568 | 97 | 676 | Su8 | $A^{\text {a }}$ |
| 04CA | CBEI | 608 | SET | 4.6 | 056C | 90 | 677 | SUB | B |
| 04CC | CBE2 | 609 | SET | 4.0 | 0560 | 91 | 678 | SUB | $C$ |
| 04CE | CBE3 | 610 | SET | $4 . E$ | $056 E$ | 92 | 679 | SUB | D |
| 0400 | CBE4 | 611 | SET | $4 \cdot \mathrm{H}$ | $056 F$ | 93 | 680 | SUB | E |
| 0402 | CBE 5 | 612 | SET | 4.1 | 0570 | 94 | 681 | SUB | H |
| 0404 | CBEE | 613 | SET | 5, (HL) | 0571 | 95 | 682 | SUB | L |
| 0406 | DDC B05EE | 614 | SET | 5, (1x+1ND) | 0572 | 0620 | 683 | SUB | N |
| 040A | FDCB05EE | 615 | SET | 5, (IY+IND) | 0574 | AE | 684 | XOR | (HL) |
| O4UE | CBEF | 616 | SET | 5,A | 0575 | ODAE05 | 685 | XOR | (IX X [ NO ) |
| 04 EO | Cbes | 617 | SET | 5.B | 0578 | FDAE05 | 686 | XOR | (IY + IND $)$ |
| $04 \mathrm{E2}$ | CBE9 | 618 | SET | 5.C | 0578 | AF | 687 | XOR | A |
| 04 E 4 | CBEA | 619 | SET | 5,0 | 0576 | A8 | 688 | XOR | B |
| 04E6 | CBEB | 620 | SET | 5,E | 0570 | A9 | 689 | XOR | C |
| 04 E 8 | CBEC | 621 | SET | 5, H | $057 E$ | AA | 690 | XOR | D |


| 07/09/76 | $\begin{aligned} & \text { 2-80 CROSS } \\ & 10: 22: 47 \end{aligned}$ |  | ASS EMBLER OPCODE | $\begin{aligned} & \text { VERSION } \\ & \text { LISTING } \end{aligned}$ | OF 06/18/76 |  | STMT | SOURCE | STATEMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOC | OBJ CODE | STMT | SOURCE STA | MENT | LOC | OBJ CODE |  |  |  |
| 0328 | CBBF | 415 | RES | 1, A | 03C8 | F8 | 484 | RET | M |
| 032A | CB88 | 416 | RES | 1, B | 03C9 | DO | 485 | RET | NC |
| 032C | CB89 | 417 | RES | 1,C | O3CA | CO | 486 | RET | NZ |
| 032 E | CB8A | 418 | RES | 1,0 | 03 CB | FO | 487 | RET | P |
| 0330 | CB8B | 419 | RES | 1, E | 03CC | E 8 | 488 | RET | PE |
| 0332 | CB8C | 420 | RES | 1, H | 03CD | EO | 489 | RET | PO |
| 0334 | CB80 | 421 | RES | 1.1 | 03CE | C8 | 490 | RET | Z |
| 0336 | C896 | 422 | RES | 2. ( HL) | 03 CF | E040 | 491 | RETI |  |
| 0338 | DOCB6596 | 423 | RES | $2,(1 X+$ IND $)$ | 0301. | E045 | 492 | RETN |  |
| 0334 | FOCB 0596 | 424 | RES | $2,(1 Y+1 N D)$ | 0303 | CB16 | 493 | RL | ( HL) |
| 0340 | C897 | 425 | RES | 2,A | 0305 | DOCB0516 | 494 | RL | (IX + IND) |
| 0342 | CB90 | 426 | RES | 2,8 | 0309 | FOCB0516 | 495 | RL | $(I Y+I N D)$ |
| 0344 | C891 | 427 | RES | 2,C | 0300 | CB17 | 496 | RL | A |
| 0346 | C892 | 428 | RES | 2,0 | 03DF | CB10 | 497 | RL | B |
| 0348 | CB93 | 429 | RES | 2,E | O3E1 | C811 | 498 | RL | C |
| 034A | C894 | 430 | RES | 2, H | O3E3 | CB12 | 499 | RL | 0 |
| 034C | CB95 | 431 | RES | 2,L | 03E5 | CB13 | 500 | RL | E |
| 034 E | CB9E | 432 | KES | 3,( HL ) | $03 E 7$ | C814 | 501 | RL | H |
| 0350 | DDCB059E | 433 | RES | 3, (1X+1ND) | 03E9 | C815 | 502 | RL | $L$ |
| 0354 | FDCB059E | 434 | RES | 3, (IY+IND) | 03 EB | 17 | 503 | RLA |  |
| 0358 | CB9F | 435 | RES | 3,A | 03EC | CB06 | 504 | RLC | (HL) |
| 035A | CB98 | 436 | RES | 3, B | 03 EE | DOC 80506 | 505 | RLC | (IX+IND) |
| 035C | CB99 | 437 | RES | 3, C | 03 F 2 | FDCB0506 | 506 | RLC | $(1 Y+I N D)$ |
| 035E | CB9A | 438 | RES | 3,0 | 03 Fb | CB07 | 507 | RLC | A |
| 0360 | CB98 | 439 | RES | 3,E | 03F8 | CBOO | 508 | RLC | 8 |
| 0362 | CB9C | 440 | RES | $3 . \mathrm{H}$ | 03FA | CBO1 | 509 | RLC | C |
| 0364 | C890 | 441 | RES | 3.1 | 03FC | CB02 | 510 | RLC | 0 |
| 0366 | CBA6 | 442 | RES | 4, ( HL) | $03 F E$ | CB03 | 511 | RLC | E |
| 0368 | DOCB05A6 | 443 | RES | $4 .(1)$ | 0400 | CB04 | 512 | RLC | H |
| 036C | FDCB05A6 | 444 | RES | $4 \cdot(1 y+1 N 0)$ | 0402 | C805 | 513 | RLC | 1 |
| 0370 | CBA7 | 445 | RES | 4, A | 0404 | 07 | 514 | RLCA |  |
| 0372 | CbAO | 446 | RES | 4, 8 | 0405 | ED6F | 515 | RLD |  |
| 0374 | CBAI | 447 | RES | 4, C | 0407 | CBIE | 516 | RR | (HL) |
| 0376 | CBAZ | 448 | RES | 4,0 | 0409 | DDCB051E | 517 | RR | (IX+IND) |
| 0378 | CBA3 | 449 | RES | $4, \mathrm{E}$ | 0400 | FOCBO5LE | 518 | RR | $(1 Y+I N D)$ |
| 037A | CBA4 | 450 | RES | $4, \mathrm{H}$ | 0411 | CBIF | 519 | RR | A |
| 037C | CBA5 | 451 | RES | 4,L | 0413 | CB18 | 520 | RR | B |
| 0375 | CBAE | 452 | RES | 5, (HL) | 0415 | CH19 | 521 | RR | c |
| 0380 | DDC B05AE | 453 | RES | 5, (IX+IND) | 0417 | CBIA | 522 | RR | 0 |
| 0384 | FDCB05AE | 454 | RES | $5,(1 Y+I N D)$ | 0419 | CBIB | 523 | RR | E |
| 0388 | CBAF | 455 | RES | 5,A | 0418 | CBIC | 524 | RR | H |
| 038A | CBAB | 456 | RES | 5, B | 0410 | CBID | 525 | RR | $L$ |
| 0386 | CBA9 | 457 | RES | 5,C | 0417 | $1 F$ | 526 | RRA |  |
| O38E | CBAA | 458 | RES | 5,0 | 0420 | CBOE | 527 | RRC | ( HL, |
| 0390 | CBAB | 459 | RES | 5, E | 0422 | DOC B050E | 528 | RRC | (IX +IND) |
| 0392 | CBAC | 460 | RES | 5, H | 0426 | FOCB050E | 529 | RRC | $(1 Y+1 N D)$ |
| 0394 | CBAD | 461 | RES | 5,L | 042A | CBOF | 530 | RRC | A |
| 0396 | C886 | 462 | RES | 6, ( HL) | 042 C | CB08 | 531 | RRC | B |
| 0398 | DDCB0586 | 463 | RES | 6,(IX+INO) | 042 E | CB09 | 532 | RRC | C |
| 039 C | FDC80586 | 464 | RES | $6,(1 Y+1 N D)$ | 0430 | CBOA | 533 | RRC | D |
| 03 AO | CBB7 | 465 | RES | 6, A | 0432 | CBOB | 534 | RRC | E |
| 03A2 | CBBO | 466 | RES | 6, B | 0434 | C.BOC | 535 | RRC | H |
| 03 A 4 | CB8 1 | 467 | RES | 6, 5 | 0436 | CBOD | 536 | RRC | L |
| 03A6 | CBB2 | 468 | RES | 6,0 | 0438 | OF | 537 | RRCA |  |
| 0348 | CBB 3 | 469 | RES | 6, E | 0439 | E067 | 538 | RRO |  |
| 03AA | C884 | 470 | RES | 6, H | 0438 | C. 7 | 539 | RSt | 0 |
| 03AC | CBB 5 | 471 | RES | 6, L | 043C | D7 | 540 | RST | 10 H |
| O3AE | CBBE | 472 | RES | 7. (HL) | 0430 | DF | 541 | RST | 18 H |
| 0380 | DDCB058E | 473 | RES | 7. (IX + IND) | 043 E | E7 | 542 | RST | 2 H |
| 0384 | FDCBO5BE | 474 | RES | 7, (IY+IND) | 043 F | EF | 543 | RST | 28 H |
| 0388 | CBbF | 475 | RES | 7,A | 0440 | F7 | 544 | RST | 30 H |
| 03BA | CBB8 | 476 | RES | 7, B | 0441 | FF | 545 | RST | 38 H |
| 03BC | CBB9 | 477 | RES | 7, C | 0442 | CF | 546 | RST | 8 |
| 03 BE | CBBA | 478 | RES | 7,0 | 0443 | $9 E$ | 547 | SBC | A, ( HL) |
| 03CO | CBBB | 479 | RES | 7, E | 0444 | D09E05 | 548 | SBC | $A,(I X+$ (ND) |
| 03 C 2 | CBBC | 480 | RES | 7, H | 0447 | FD9E05 | 549 | SBC | A, (IY+INO) |
| $03 C 4$ | CBBD | 481 | RES | 7, L | 044 A | 9 F | 550 | SBC | $A, A$ |
| 03 C 6 | $C 9$ | 482 | RET |  | 0448 | 98 | 551 | SBC | A, 8 |
| 03C 7 | D8 | 483 | RET | c | 044C | 99 | 552 | SBC | A, C |

Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76
07/09/76 10:20:50 -OPCODE LISTING LOC DBJ CODE STMT SOURCE STATEMENT LOC OBJ CODE STMT SOURGE STATEMENT

| 0000 | 00 | 1 | NOP | 0063 | 45 | 70 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | 018405 | 2 | LD BC.NN | 0064 | 46 | 71 | 10 | B, (HL) |
| 0004 | 02 | 3 | LO (BC). A | 0065 | 47 | 72 | 10 | B,A |
| 0005 | 03 | 4 | INC BC | 0066 | 48 | 73 | LD | C, 8 |
| 0006 | 04 | 5 | INC B | 0067 | 49 | 74 | 10 | $C, C$ |
| 0007 | 05 | 6 | DEC B | 0068 | 4 A | 75 | LO | C, D |
| 0008 | 0620 | 7 | LD B.N | 0069 | 48 | 76 |  | $C \cdot E$ |
| 000A | 07 | 8 | RLCA | 006A | 4 C | 77 | LD | $\mathrm{C}, \mathrm{H}$ |
| 0008 | 08 | 9 | EX AF,AF, | 0068 | 40 | 78 | LD | C. ${ }^{\text {c }}$ |
| 000C | 09 | 10 | ADD HL, BC | 0066 | 4E | 79 | LD | Ci, ${ }^{\text {HL }}$ ) |
| 0000 | OA | 11 | LD A, (BC) | 0060 | 4 F | 80 | LD | C, A |
| 000E | OB | 12 | DEC BC | 006E | 50 | 81 | LO | D, 8 |
| 000F | $\bigcirc C$ | 13 | INC C | 006F | 51 | 82 | LO | D.C |
| 0010 | OD | 14 | DEC C | 0070 | 52 | 83 | 1.0 | D, 0 |
| 0011 | OE20 | 15 | LOC, N | 0071 | 53 | 84 | L0 | D,E |
| 0013 | Of | 16 | RRCA | 0072 | 54 | 85 | LD | D, H |
| 0014 | 102E | 17 | DJNZ DIS | 0073 | 55 | 86 | LD | D, 4 |
| 0016 | 118405 | 18 | LD DE,NN | 0074 | 56 | 87 | LD | D. (HL) |
| 0019 | 12 | 19 | LO IDEI,A | 0075 | 57 | 88 | L0 | D,A |
| 0014 | 13 | 20 | INC DE | 0076 | 58 | 89 | LD | E, 8 |
| 0018 | 14 | 21 | INC D | 0077 | 59 | 90 | 10 | E,C |
| 001 C | 15 | 22 | DEC D | 0078 | 54 | 91 | 10 | E, ${ }^{\text {d }}$ |
| 0010 | 1620 | 23 | LD D,N | 0079 | 58 | 92 | L0 | E,E |
| 0017 | 17 | 24 | RLA | 0074 | 5 C | 93 | L0 | E.H |
| 0020 | 182 E | 25 | JR DIS | 0078 | 50 | 94 | 10 | E, ${ }^{\text {l }}$ |
| 0022 | 19 | 26 | ADD HL, DE | 0076 | $5 E$ | 95 | LD | E, (HL) |
| 0023 | 1 A | 27 | LO A, (DE) | 0070 | 5 F | 96 | LD | E,A |
| 0024 | 18 | 28 | DEC DE | $007 E$ | 60 | 97 | L0 | $\mathrm{H}, \mathrm{B}$ |
| 0025 | 1 C | 29 | INC E | $007 F$ | 61 | 98 | 10 | $\mathrm{H}, \mathrm{C}$ |
| 0026 | 10 | 30 | DEC E | 0080 | 62 | 99 | LD | H, D |
| 0027 | 1 E20 | 31 | LDE,N | 0081 | 63 | 100 | LD | H.E |
| 0029 | $1 F$ | 32 | RRA | 0082 | 64 | 101 | L0 | $\mathrm{H}, \mathrm{H}$ |
| 002A | $202 E$ | 33 | JR NZ, DIS | 0083 | 65 | 102 | $t 0$ | $\mathrm{H}, \mathrm{L}$ |
| 002C | 218405 | 34 | LD HL, NN | 0084 | 66 | 103 | LO | H.(HiL) |
| 002F | 228405 | 35 | LD (NN), HL | 0085 | 67 | 104 | 1. | H,A |
| 0032 | 23 | 36 | INC HL | 0086 | 68 | 105 | ${ }^{1} \mathrm{D}$ | L.B |
| 0033 | 24 | 37 | INC H | 0087 | 69 | 106 | LD | L.C |
| 0034 | 25 | 38 | DEC H | 0088 | 6 A | 107 | 10 | L.0 |
| 0035 | 2620 | 39 | LD H,N | 0089 | 6 B | 108 | 10 | L, E |
| 0037 | 27 | 40 | DAA | 008A | 6 C | 109 | L0 | L, H |
| 0038 | $282 E$ | 41 | JR Z.DIS | 0088 | 60 | 110 | 10 | L. L |
| 003A | 29 | 42 | ADD HL, HL | 008 C | 6 E | 111 | 10 | L. (HL) |
| 003B | 248405 | 43 | LD HL, (NN) | 008D | $6 F$ | 112 | 10 | L, A |
| 003E | 2 B | 44 | DEC HL | $008 E$ | 70 | 113 | 10 | (HL), $\mathrm{B}^{\text {a }}$ |
| 003F | 2 C | 45 | INC L | 008 F | 71 | 114 | 10 | ( HL) , C |
| 0040 | 20 | 46 | DEC L | 0090 | 72 | 115 | LD | $(\mathrm{HL})$ © ${ }^{\text {d }}$ |
| 0041 | 2 E20 | 47 | LO Lin | 0091 | 73 | 116 | 10 | (HL), E |
| 0043 | $2 F$ | 48 | CPL | 0092 | 74 | 117 | LD | ( HL) ), H |
| 0044 | 302 E | 49 | JR NC, DIS | 0093 | 75 | 118 | LD | (HL), |
| 0046 | 318405 | 50 | LD SP,NN | 0094 | 76 | 119 | HAL |  |
| 0049 | 328405 | 51 | LD (NN), A | 0095 | 77 | 120 | LD | ( HL) , A |
| 004 C | 33 | 52 | INC SP | 0096 | 78 | 121 | Lo | $A, B$ |
| 0040 | 34 | 53 | INC (HL) | 0097 | 79 | 122 | LD | $A, C$ |
| 004E | 35 | 54 | DEC (HL) | 0098 | 74 | 123 | LD | $A, D$ |
| 004F | 3620 | 55 | LE (HL), N | 0099 | 78 | 124 | LD | $A, E$ |
| 0051 | 37 | 56 | SCF | 009A | 7 C | 125 | LD | A,H |
| 0052 | 382 E | 57 | JR C,OIS | 0098 | 70 | 126 | LD | $A, L$ |
| 0054 | 39 | 58 | ADD HL, SP | 009C | $7 E$ | 127 | LD | $A,(H L)$ |
| 0055 | 348405 | 59 | LO A, (NN) | 0090 | 7 F | 128 | 10 | $A, A$ |
| 0058 | 38 | 60 | DEC SP | 009E | 80 | 129 | ADO | $A, B$ |
| 0059 | 3 C | 61 | INC A | 009F | 81 | 130 | ADD | $A, C$ |
| 0054 | 30 | 62 | OEC A | 00AO | 82 | 131 | ADD | A, D |
| 0058 | 3 E 20 | 63 | LD A, N | 00A1 | 83 | 132 | ADO | $A_{1} E$ |
| 0050 | 3F | 64 | CCF | 0042 | 84 | 133 | ADD | $\mathrm{A}_{2} \mathrm{H}$ |
| 005E | 40 | 65 | LD B, ${ }^{\text {c }}$ | 0043 | 85 | 134 | ADD | $A_{*} L$ |
| 005F | 41 | 66 | LD B,C | 0044 | 86 | 135 | ADD | $A_{\text {a }}(\mathrm{HL}$ ) |
| 0060 | 42 | 67 | LO B, D | 0045 | 87 | 136 | ADD | $A, A$ |
| 0061 | 43 | 68 | $10 \mathrm{B,E}$ | 0046 | 88 | 137 | ADC | $A, B$ |
| 0062 | 44 | 69 | LD B,H.NN | 0047 | 89 | 138 | ADC | $A, C$ |

```
Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76
07/09/76 10:22:47 OPCODE LISTING
LGC OBJ COOE STMT SOURCE STATEMENT
```

| $057 F$ | AB | 691 | XOR | E |
| :--- | :--- | :--- | :--- | :--- |
| 0580 | AC | 692 | XOR | H |
| 0581 | AD | 693 | XOR | L |
| 0582 | EE2O | 694 | XOR | N |
| 0584 |  | 695 | NN | DEFS |
|  |  | 696 | IND | EQU |
|  |  | 697 | M | EQU |
|  |  | 698 | N | EQU |
|  |  | 690 | $20 H$ |  |
|  |  | 700 |  | END |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

Z-80 CROSS ASSEMBLER VERSION 1.06 DF 06/18/76 07/09/76 10:20:50 -OPCODE LISTING

| LOC | OBJ | CODE STMT | SOURCE STATEMENT | LOC | OBJ | CODE | STMT | SOURCE | STATEMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0178 | C818 | 277 | RR B | 0202 | C865 |  | 346 | BIt | 14.1 |
| 017A | CB19 | 278 | RR 6 | 0204 | CB66 |  | 347 | 815 | $4,1 \mathrm{HL})$ |
| 017 C | CBLA | 279 | RR 0 | 0206 | CB67 |  | 348 | BIT | T $4 . A$ |
| 0176 | CB1B | 280 | RR E | 0208 | C868 |  | 349 | 817 | T 5,8 |
| 0180 | CB1C | 281 | RR H | 020A | C869 |  | 350 | 017 | T 5,6 |
| 0182 | CB10 | 282 | RR L | 020C | CB6A |  | 351 | BIT | T 5,0 |
| 0184 | CBIE | 283 | RR (HL) | 020E | C868 |  | 352 | BIt | T 5, E |
| 0186 | CBIF | 284 | RR A | 0210 | CB6C |  | 353 | BIT | T 5, H |
| 0188 | C820 | 285 | SLA B | 0212 | CB6D |  | 354 | BIT | F 5,L |
| 018A | C821 | 286 | SLA C | 0214 | CB6E |  | 355 | BIT | T 5, (HL) |
| 018 C | C822 | 287 | SLA D | 0216 | CB6F |  | 356 | BIt | 1 5,A |
| 018 E | CH23 | 288 | SLA E | 0218 | CB70 |  | 357 | BIt | 1 6, B |
| 0190 | C824 | 289 | SLA H | 021A | CB71 |  | 358 | 817 | $16, C$ |
| 0192 | C825 | 290 | SLA L | 021 C | CB72 |  | 359 | BIT | 16.0 |
| 0194 | CB26 | 291 | SLA (HL) | 021 E | CB73 |  | 360 | BIt | T 6, E |
| 0196 | C827 | 292 | SLA A | 0220 | CB74 |  | 361 | BIT | T 6, H |
| 0198 | CB28 | 293 | SRA B | 0222 | CB75 |  | 362 | BIT | T 6, L |
| 0194 | C829 | 294 | SRA C | 0224 | CB76 |  | 363 | BIt | T 6,1 HL |
| 019C | CB2A | 295 | SRA D | 0226 | CB77 |  | 364 | BIt | 16,4 |
| 019E | C326 | 296 | SRA E | 0228 | CB78 |  | 365 | BIT | T 7, |
| 0140 | C82C | 297 | SRA H | 022 A | CB79 |  | 366 | BIt | T 7, C |
| 0142 | CB2D | 298 | SRA L | $022 C$ | CB7A |  | 367 | 8 IT | T 7, |
| 0144 | CB2E | 299 | SRA (HL) | 022 E | C878 |  | 368 | BIT | T $7, \mathrm{E}$ |
| 0146 | C82F | 300 | SRA A | 0230 | CB7C |  | 369 370 | 817 |  |
| OLAB | CB38 | 301 | SRL 6 | 0232 | C87D |  | 370 | BIT | $7, L$ |
| $014 A$ | C839 | 302 | SRL C | 0234 0236 | CB7E |  | 371 372 | BIt |  |
| O1AC | CB3A | 303 | SRL D | 0236 | C87\% |  | 372 373 | RES | S 0,8 |
| $014 E$ | C838 | 304 | SRL E | 0238 | C880 |  | 373 | RES | $S$ |
| 0180 | C83C | 305 | SRL H | 023A | C881 |  | 374 | RES | S O,C |
| 0182 | CB3D | 306 | SRL L | 023 C | C882 |  | 375 | RES | S 0,0 |
| 0184 | CB3E | 307 | SRL (HL) | $023 E$ | CB83 |  | 376 | RES | S O,E |
| 0186 | CB3F | 308 | SRL A | 0240 | C884 |  | 377 378 | RES |  |
| 0188 | C840 | 309 | BIT 0,8 | 0242 | C885 |  | 378 379 | RES | $S$ O.L |
| 018A | C84 1 | 310 | EIT 0,C | 0244 | C886 |  | 379 | RES | S O, (HL) |
| 018 C | CB42 | 311 | BIT 0,0 | 0246 | CB87 |  | 380 | RES | $S$ O.A |
| O1BE | CB43 | 312 | BIT O,E | 0248 | CB88 |  | 381 | RES | S 1,8 |
| 0160 | C844 | 313 | BIT $\mathrm{O}, \mathrm{H}$ | 024A | C889 |  | 382 | RES | $51, C$ |
| 0162 | CB45 | 314 | BIT 0,L | 024C | C88A |  | 383 | RES | 51,0 |
| $01 C 4$ | C846 | 315 | BIT 0, (HL) | 024E | C888 |  | 384 | RES | S 1,E |
| 0166 | C847 | 316 | BIT 0,A | 0250 | CB8C |  | 385 | RES | S 10H |
| $01 C 8$ | CB48 | 317 | BIT 1, | 0252 | CB8D |  | 386 | RES |  |
| 01CA | C849 | 318 | BIT 1,C | 0254 | C88E |  | 387 388 | RES |  |
| O1CC | C84A | 319 | BIT 1,0 | 0256 0258 | CB8F |  | 388 389 | RES | S 1,4 $S$ 2,8 |
| O1CE | C84B | 320 | BIT 1, E | 0258 0254 | C890 |  | 389 390 | RES | 2,B $S 2.0$ |
| 0100 | C84C | 321 | BIT 1, H | 0254 | C891 |  | 390 | RES | S 2,0 |
| 0102 | C84V | 322 | BIT 1, | 025C | C892 |  | 391 | RES | S 2,0 |
| 0104 | CB4E | 323 | BIT 1.(HL) | $025 E$ | CB93 |  | 392 | RES | S 2.E |
| 0106 | C84F | 324 | BIT 1, A | 0260 | C894 |  | 393 | RES | S 2,H |
| 0108 | C850 | 325 | BIT 2,8 | 0262 | CB95 |  | 394 | RES | 5 2,L |
| O1DA | CB51 | 326 | BIT 2,C | 0264 | C896 |  | 395 | RES | 5 2, (HL) |
| O1DC | CB52 | 327 | BIT 2.0 | 0266 | C897 |  | 396 | RES | S 2.A |
| OLOE | CB53 | 328 | BIT 2, E | 0268 | CB98 |  | 397 | RES | S 3, ${ }^{\text {c }}$ |
| O1E0 | CB54 | 329 | BIT 2,H | 026A | C899 |  | 398 | RES | S 3,C |
| $01 E 2$ | C855 | 330 | BIT 2,L | 0266 | C89A |  | 399 | RES | S 3,D |
| $01 E 4$ | C856 | 331 | BIT 2.(HL) | $026 E$ | C898 |  | 400 | RES | S 3,E |
| 01.6 | CB5 7 | 332 | BIT 2.A | 0270 | C896 |  | 401 | RES | S 3.H |
| O1E8 | C858 | 333 | BIT 3,B | 0272 | CB90 |  | 402 | RES | 5 3,L |
| OLEA | C859 | 334 | BIT 3,C | 0274 | CE9E |  | 403 | RES | S 3,f(HL) |
| OLEC | CB5A | 335 | BIT 3,D | 0276 | CB9F |  | 404 | RES | S 3,A |
| OLEE | C85 ${ }^{\text {c }}$ | 336 | BIT 3,E | 0278 | CBAO |  | 405 | RES | 54,8 |
| OLFO | CB5C | 337 | BIT 3,H | 0274 | CBAL |  | 406 | RES | $54, C$ |
| 01F2 | CB50 | 338 | BIT 3,L | 0276 | CBA2 |  | 407 | RES | $S 4,0$ |
| 01F4 | CB5E | 339 | BIT 3, (HL) | 027E | CBA3 |  | 408 | RES | $S$ 4,E |
| $01 F 6$ | C8SF | 340 | BIT 3,A | 0280 | CBA4 |  | 409 | RES | S $4, \mathrm{H}$ |
| $01 F 8$ | CB60 | 341 | B1T 4, 8 | 0282 | CBA5 |  | 410 | RES | 54.1 |
| O1FA | CB61 | 342 | BIT 4, C | 0284 | CBA6 |  | 411 | RES | 5 4, (HL) |
| 01FC | C862 | 343 | BIT 4, D | 0286 | CBA7 |  | 412 | RES | $54 . A$ |
| OLFE | CB63 | 344 | BIT 4.E | 0288 | CBA8 |  | 413 | RES | S 5,8 |
| 0200 | C864 | 345 | 6IT 4.H | 0284 | CBA9 |  | 414 | RES | 5 5,C |


| 00A8 | 8 A | 139 | ADC A, 0 | 00FB | 00 | 208 | RET NC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0049 | 8 B | 140 | ADC A,E | 00FC | 01 | 209 | POP DE |
| 00AA | BC | 141 | ADC A, H | 00F D | D28405 | 210 | JP NC, NN |
| OOAB | 8 D | 142 | ADC A,L | 0100 | 0320 | 211 | OUT N,A |
| OOAC | 8 E | 143 | ADC A, HL ) | 0102 | 048405 | 212 | CALL NC, NN |
| OOAD | 8F | 144 | ADC A,A | 0105 | 05 | 213 | PUSH DE |
| OOAE | 90 | 145 | SUB B | 0106 | 0620 | 214 | SUB N |
| OOAF | 91 | 146 | SUB C | 0108 | 07 | 215 | RST 10H |
| 0080 | 92 | 147 | SUB D | 0109 | D8 | 216 | RET C |
| 0081 | 93 | 148 | Sub E | 0104 | D9 | 217 | ExX |
| 0082 | 94 | 149 | SUB H | 0108 | DA8405 | 218 | JP C,NN |
| 00B3 | 95 | 150 | SUB L | OLOE | DB20 | 219 | IN A,N |
| 0084 | 96 | 151 | SUB (HL) | 0110 | OC8405 | 220 | CALL C,NN |
| OOB5 | 97 | 152 | SUB A | 0113 | DE20 | 221 | SBC A,N |
| 0086 | 98 | 153 | SBC A, $B$ | 0115 | DF | 222 | RST 18H |
| 0087 | 99 | 154 | SBC A, C | 0116 | E0 | 223 | RET PO |
| 0088 | 9 A | 155 | SBC A,D | 0117 | El | 224 | Pap HL |
| 0089 | 9 B | 156 | SBC A, E | 0118 | E28405 | 225 | JP PO,NN |
| OOBA | 9 C | 157 | SBC A, H | 0118 | E3 | 226 | EX (SP), HL |
| 008B | 90 | 158 | SBC A,L | 011 C | E48405 | 227 | CALL PO,NN |
| OOBC | 9 E | 159 | SBC A, (HL) | $011 F$ | E5 | 228 | PUSH HL |
| OOBD | 9 F | 160 | SBC A.A | 0120 | E620 | 229 | AND N |
| 008E | AO | 161 | AND B | 0122 | E 7 | 230 | RST 20H |
| 00BF | A1 | 162 | AND C | 0123 | E 8 | 231 | RET PE |
| OOCO | A2 | 163 | AND ${ }^{\text {d }}$ | 0124 | E9 | 232 | JP (HL) |
| 00C1 | A3 | 164 | AND E | 0125 | E48405 | 233 | JP PE,NN |
| 00C2 | ${ }^{\text {A }} 4$ | 165 | AND H | 0128 | EB | 234 | EX DE, HL |
| 00c3 | A5 | 166 | AND L | 0129 | EC8405 | 235 | CALL PE,NN |
| 00 C 4 | A6 | 167 | AND (HL) | 0126 | EE20 | 236 | XOR N |
| 00 C 5 | A 7 | 168 | AND A | 012 E | EF | 237 | RST 28H |
| $00 \mathrm{C6}$ | AB | 169 | XOR B | 012 F | Fo | 238 | RET P |
| 00 C 7 | A9 | 170 | XOR C | 0130 | F1 | 239 | POP AF |
| 00C8 | AA | 171 | XOR D | 0131 | F28405 | 240 | $J \mathrm{P} P$, NN |
| 0069 | $A B$ | 172 | XOR E | 0134 | F3 | 241 | OI |
| OOCA | $A C$ | 173 | XOR H | 0135 | F48405 | 242 | CALL P,NN |
| 00 CB | AD | 174 | XOR L | 0138 | F5 | 243 | PUSH AF |
| OOCC | $A E$ | 175 | XOR (HL) | 0139 | F620 | 244 | OR N |
| OOCO | AF | 176 | XOR A | 0138 | F7 | 245 | RST 30H |
| OOCE | BO | 177 | OR 8 | 013 C | F6 | 246 | RET M |
| OOCF | B1 | 178 | OR C | 013 D | F9 | 247 | LD SP,HL |
| 0000 | B2 | 179 | OR D | 013 E | FA8405 | 248 | JP M, NN |
| 0001 | 83 | 180 | OR E | 0141 | FB | 249 | EI |
| 0002 | B4 | 181 | OR H | 0142 | FC8405 | 250 | CALL M, NN |
| 0003 | 85 | 182 | OR L | 0145 | FE20 | 251 | CP N |
| 0004 | 86 | 183 | OR ( HL ) | 0147 | FF | 252 | RST 38H |
| 0005 | 87 | 184 | OR A | 0148 | CBOO | 253 | RLC ${ }^{\text {B }}$ |
| 0006 | B8 | 185 | CP 8 | 014A | CBOL | 254 | RLC C |
| 0007 | B9 | 186 | CP $C$ | 014 C | CB02 | 255 | RLC 0 |
| 0008 | BA | 187 | CP D | 014 E | CBO3 | 256 | RLC E |
| 0009 | BB | 188 | CPE | 0150 | CB04 | 257 | RLC H |
| OODA | BC | 189 | CP H | 0152 | CB05 | 258 | RLC L |
| 0008 | BD | 190 | CP L | 0154 | C806 | 259 | RLC (HL) |
| OODC | BE | 191 | CP (HL) | 0156 | CB07 | 260 | RLC A |
| 0000 | BF | 192 | CP A | 0158 | CB08 | 261 | RRC 8 |
| OODE | CO | 193 | RET NZ | 015A | C809 | 262 | RRC $C$ |
| OODF | C1 | 194 | POP BC | 0150 | CBOA | 263 | RRC D |
| OOEO | C28405 | 195 | JP NZ, NN | $015 E$ | CBOB | 264 | RRC E |
| OOE 3 | C38405 | 196 | JP NN | 0160 | CBOC | 265 | RRC H |
| 00E6 | C48405 | 197 | CALL NZ,NN | 0162 | CBOD | 266 | RRC L |
| O0E9 | C5 | 198 | PUSH BC | 0164 | CBOE | 267 | RRC (HL) |
| UOEA | C620 | 199 | ADD A,N | 0166 | CBOF | 268 | RRC A |
| OOEC | C7 | 200 | RST 0 | 0168 | CB10 | 269 | RL B |
| OOED | C8 | 201 | RET 2 | 0164 | CBII | 270 | RL C |
| OOEE | C9 | 202 | RET | $016 C$ | CB12 | 271 | RL D |
| 00EF | CA8405 | 203 | JP L,NN | $016 E$ | CB13 | 272 | RL E |
| 00F2 | CC8405 | 204 | CALL $\mathrm{Z}, \mathrm{NN}$ | 0170 | CB14 | 273 | RL H |
| 00F5 | CD8405 | 205 | CALL NN | 0172 | CB15 | 274 | RL L |
| 00F8 | CE20 | 206 | ADC A,N | 0174 | C816 | 275 | RL ( LL ) |
| OOFA | CF | 207 | RST 8 | 0176 | CB17 | 276 | RL A |

07/09/76 10:20:50
LOC
030A
03DE
$03 E 2$
03E6
03EA
O3EE
03F2
$03 F 6$
03FA
03FE
0402
0406
$040 A$
040E
0412
0416
0416
$041 E$
0422
0424
0426
0428
042 E
0430
0432
0434
0436
0438
$043 A$
043 E
0440
0442
0444
0446
$044 A$
044 C
044 E
0450
0452
0454
0458
045A
045 C
045 E
0460
0462
0464 0466 0468
$046 A$ 046 C 0470
0472 0474 0476 047 A 047 C
047 E 0480 0482
0484 0486
0488 048A 048 C
048 E 0490
0492 OBJ CODE DDCB0576
DDCB057E
DDCB0586 DDCB058E ODCB0596 DDCB05A6 DDCB0586 DDC 8058 E DDCB05C6
DDCBO5CE DDCB05D6
ODCB05DE DDC805E6 DOCBOSF6 DOCBO5FE D4 1
D42
2 0438405 ED45
ED46
ED47 ED47
ED48 ED49
ED4A
E8405 E040
E050 553 -OPCODE LISTING
553
554
BIT 6. (IX IND$) 0494$

0494 E089

| 0494 | ED89 |
| :--- | :--- |
| 0496 | ED8A |
| 0498 | EDBB |
| $049 A$ | FD09 |
| $049 C$ | FD19 |
| $049 E$ | FD21 |
| $04 A 2$ | FD22 |
| $04 A 6$ | FD23 |
| $04 A B$ | FD29 |
| $04 A A$ | FD2A |
| $04 A E$ | FD2B |
| 0480 | FD34 |
| $04 B 3$ | FD35 |
| 0486 | FD36 |
| $04 B A$ | FD39 |

CODE

BIT $7,(I X+I N D)$
RES O, (IX+IND)
RES $1,(I X+I N D)$
RES $1,(I X+I N D)$
RES $2,(I X+$ IND $)$
RES $3,(1 x+1$ ND $)$
RES $4 ;(1 x+1 N D)$
RES $5,(1 x+$ IND $)$
RES 6. (IX $X$ IND)
RES 7. $(I X+$ IND $)$
$\begin{array}{ll}\text { SET } O,(1 X+1 N D) \\ \text { SET } & 1,(1 X+1 N D)\end{array}$
SET $2,(I X+I N D)$
SET $3,(I X+I N D)$
$\begin{array}{ll}\text { SET } & \text { 4, }(I X+I N D) \\ \text { SET } & 5,(I X+I N D)\end{array}$
$\begin{array}{ll}\text { SET } & \text { 6, }(I X+I N D) \\ \text { SET } \\ 7,(I X+I N D)\end{array}$
IN B,(C)
OUT (C), B
SBC HL, BC
LD (NN), BC
NEG
RETN
IM
LD
I,A
IN C, (C)
OUT (C), C
ADC HL, BC
LD BC, (NN)
RETI
IN D. (C)
OUT (C), D
SBC HL, OE
LD (NN),DE
IM 1
LD A,I
IN E, (C)
OUT (C), E
ADC HL,DE
LD DE, (NN)
IM 2
IN $\mathrm{H}_{2}(\mathrm{C})$
OUT (C), H
SBC HL.HL
RRD
IN L. (C)
OUT (C), L
ADC HL,HL
RLD
SBC HL,SP 0528
$L D(N N), S P \quad 052 \mathrm{C}$
IN $A$ ( $C$ )
OUT (C).A
ADC HL,SP 0538
$\begin{array}{ll}\text { LD SP, (NN) } & 053 C \\ \text { LDI } & 0540\end{array}$
CPI 0544
INI 0548
OUTI 054C
$\begin{array}{ll}\text { LDO } & 0550 \\ \text { CPD } & 0554\end{array}$
0554
0558
0560
0564
0568
056C
0570

STMT SOURCE STATEMENT

| 622 | CPDR |
| :--- | :--- |
| 623 | INDR |
| 624 | OTDR |
| 625 | ADD IY,BC |
| 626 | ADD IY, DE |
| 627 | LDIY,NN |
| 628 | LDIN IN, IY |
| 629 | INC IY |
| 630 | ADDIY,IY |
| 631 | LDIY,INN) |
| 632 | DEC IY |

INC (IY+IND)
DEC (IY+IND)
LD (IY+IND),N ADD IY,SP
LO $B=(I Y+I N D)$
LD Ci (IY4IND)
LD D, (IY+IND)
LD E. (IY+IND)
LD $H_{i}(I Y+I N D)$
LD Li (IY+IND)
LD $\{I Y+I N D\}, B$
LD (IY+IND),C
LD $\{I Y+I N D)=0$
LD (IY+IND).E
LD (IY+IND), H
LD (IY+IND):L
LD (IY+IND), A
LD A. (IY+IND)
ADD $A,(I Y+I N D)$
ADC A, (IY+IND)
SUB (IY+IND)
SBC A, (IY+IND)
AND (IY+IND)
XOR (IY+IND)
OR (IY+IND)
CP (IY+IND)
POP IY
EX(SP),IY
PUSH IY
JP (IY)
LD SP,IY
RLC (IY+IND)
RRC $(I Y+I N D)$
RL $\{I Y+I N D)$
RR (IY+IND)
SLA \{IY+IND\}
SRA (IY+IND)
SRL (IY+IND)
BIT O.IIY+INDI
BIT 1, (IY+IND)
BIT 2, (IY\&IND)
BIT 3, (IY+IND)
BIT 4, (IY+IND)
BIT 5,(IY+IND)
BIt 6, (IY+IND)
BIT 7iIIY+INDI
RES O, (IY + IND)
RES $1,(I Y+I N D)$
RES $2,(1 Y+1 N D)$
RES 3, (IY+IND)
RES 4 : $(I Y+I N D)$
RES S, (IY+IND)
RES 6; (IY+IND)
RES 7, (IY+IND)
SET O, (IY+IND)
SET 1, (IY+IND)
SET 2, (IY+IND)
SET 3,(IY+IND)

Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76
07/09/76 10:20:50 .OPCODE LISTING LOC OB」 CODE STMT SOURCE STATEMENT
028 C
028 E
0290
0292
0294
0296
0298
$029 A$
029 C
$029 E$
$02 A 0$
$02 A 2$

| MAIN REG SET |  | ALTERNATE REG SET |  | $\begin{aligned} & \text { GENERAL } \\ & \text { PURMOSE } \\ & \text { REGUSTEAS } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| ACCUMULATOA A | $\begin{gathered} \text { Flacs } \\ F \end{gathered}$ | ACCUMULATOR A | $\begin{gathered} \text { FLAGS } \\ F^{\prime} \end{gathered}$ |  |
| $\theta$ | C | $0^{\prime}$ | $c^{*}$ |  |
| 0 | E | $0^{\prime}$ | $E^{\prime}$ |  |
| H | $L$ | $\mathrm{H}^{+}$ | $L^{*}$ |  |
|  | INTERR VECTOR 1 | MEMORY REFRESH R |  |  |
|  | INDEX F | $1 \times$ | CFAL |  |
|  | INDEX R | ir | APOSE GISTERS |  |
|  | STACK PO |  |  |  |
|  | Program | TER PC |  |  |

## Z80-CPU REGISTER CONFIGURATION

ASCII CHARACTER SET (7-BIT CODE)

| HEXADECIMAL COLUMNS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 4 | 3 | 2 | 1 |
| HEX = DEC | HEX = DEC | HEX = DEC | HEX = DEC | HEX = DEC | HEX= DEC |
| 00 | 00 | 00 | 00 | 00 | 0 |
| 1 1,048,576 | 1 65,536 | 1 4,096 | 1258 | 116 | 1 |
| 2 2,097. 152 | 2131,072 | 28,192 | 2512 | 232 | 22 |
| 3 3,145,728 | 3 196,608 | 3 12,288 | 3768 | $3 \quad 48$ | 3 3 |
| 4 4,194,304 | 4262,144 | 416,384 | 4 1,024 | 464 | 4 4 |
| 5 5,242,880 | 5 327,630 | 520,480 | 5 1,280 | 580 | 5 |
| 6 6,291,456 | 6 393,216 | 6 24,576 | 6 1,536 | 696 | 66 |
| 7 7,340,032 | 7 458,762 | 7 28,672 | 71.782 | $7 \quad 112$ | 7 7 |
| 8 8,388,608 | 8 524,288 | 8 32,768 | 8 2,048 | 8128 | 88 |
| 9 9,437,184 | 9 589,824 | 936,864 | 92,304 | $9 \quad 144$ | 9 |
| A 10,485,760 | A 655,360 | A 40,960 | A 2,560 | A 160 | A 10 |
| B 11,534,336 | B 720,898 | B 45,056 | B 2,816 | B 178 | B 11 |
| C 12,582,912 | C 786,432 | C 49,152 | C 3,072 | C 192 | C 12 |
| D 13,631,488 | D 851,968 | D 53,248 | D 3,328 | D 208 | 0 13 |
| E 14,680,064 | E 917.504 | E 57,344 | E 3,584 | E 224 | E 14 |
| F 15,728,640 | F 983,040 | F 61,440 | F 3,840 | F 240 | F 15 |
| 0123 | 4567 | 0123 | 4567 | 0123 | 4567 |
| BYTE |  | BYTE |  | BYTE |  |


|  |  | $\begin{gathered} 0 \\ 000 \end{gathered}$ | $\begin{gathered} 1 \\ 001 \end{gathered}$ | $\begin{gathered} 2 \\ 010 \end{gathered}$ | $\begin{gathered} 3 \\ 011 \end{gathered}$ | $\begin{gathered} 4 \\ 100 \end{gathered}$ | $\begin{gathered} 6 \\ 101 \end{gathered}$ | $\begin{gathered} 6 \\ 110 \end{gathered}$ | $\begin{array}{r} 7 \\ 111 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | NUL |  |  |  | A |  |  | p |
| 1 | 0001 | SOH | DC1 | $\ldots$ | 1 | A | R |  | 9 |
| 2 | 0010 | STX | DC2 | * | 2 | 8 | R | $b$ | r |
| 3 | 0011 | ETX | DC3 | \# | 3 | C | $\mathbf{S}$ | c | 5 |
| 4 | 0100 | EOT | DC4 | \$ | 4 | D | T | $d$ | $t$ |
| 5 | 0101 | ENG | NAK | \% | 5 | E | U | - | u |
| 6 | 0110 | ACK | SYN | 8 | 6 | F | $v$ | $f$ | $v$ |
| 7 | 0111 | BEL | ETB |  | 7 | 6 | w | $g$ | w |
| 8 | 1000 | BS | CAN | 1 | 8 | H | X | h | * |
| 9 | 1001 | HT | EM | ) | 9 | 1 | Y | i | y |
| A | 1010 | LF | sus | * | : | $J$ | $z$ | 1 | $z$ |
| B | 1011 | VT | ESC | + | : | K | 1 | k |  |
| C | 1100 | FF | FS | - | $<$ | L | 1 | 1 | 1 |
| D | 1101 | CR | GS | - | - | M | 1 | m |  |
| E | 1110 | so | RS | $\bullet$ | $>$ | N | $\dagger$ | $n$ | * |
| F | 1111 | SI | vs | 1 | ? | $\square$ | - | 0 | DEL |

## POWERS OF 2

| $2 n$ | $n$ |
| ---: | ---: |
| 256 | 8 |
| 512 | 9 |
| 1024 | 10 |
| 2048 | 11 |
| 4098 | 12 |
| 8192 | 13 |
| 16384 | 14 |
| 32788 | 15 |
| 65536 | 16 |
| 131072 | 17 |
| 262144 | 18 |
| 624288 | 19 |
| 1048576 | 20 |
| 2097152 | 21 |
| 4194304 | 22 |
| 8388608 | 23 |
| 18777216 | 24 |

POWERS OF 16

| $16^{n}$ | n |
| :---: | :---: |
| 1 | 0 |
| 16 | 1 |
| 256 | 2 |
| 4096 | 3 |
| 放538 | 4 |
| 1048578 | 5 |
| 16777216 | 6 |
| 268435456 | 7 |
| 4294967298 | 8 |
| 68719476736 | 9 |
| 1099511627776 | 10 |
| 17592186044416 | 11 |
| 281474976710858 | 12 |
| 4503599627370496 | 13 |
| 72057584037927936 | 14 |
| 1152921504606846976 | 15 |

Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76
07/09/76 10:20:50 -OPCODE LISTING
LOC OBJ CODE STMT SOURCE STATEMENT

| 0574 | FDCBOSE6 | 691 |  | SET | $4 .(I Y+I N D)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0578 | FDCB05EE | 692 |  | SET | $5,(I Y+I N D)$ |
| 057 C | FDCB05F6 | 693 |  | SET | 6, (IY+IND) |
| 0580 | FDCB05FE | 694 |  | SET | 7, (IY+IND) |
| 0584 |  | 695 | NN | DEFS | 2 |
|  |  | 696 | IND | EQU | 5 |
|  |  | 697 | M | EQU | 10 H |
|  |  | 698 | N | EQU | 20 H |
|  |  | 699 | DIS | EQU | 30 H |
|  |  | 700 |  | END |  |


[^0]:    M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

