InsTRUMENTS

# LVC and LV <br> Low-Voltage CMOS Logic 

Data Book
General Information ..... 1
LVC Gates and MSI ..... 2
LVC Octals3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI ..... 6
LV Octals ..... 7
Application Reports8
Mechanical Data9

## LVC and LV Low-Voltage CMOS Logic Data Book

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

## INTRODUCTION

The Texas Instruments (TITM) low-voltage logic families provide a variety of devices for users transitioning from $5-\mathrm{V}$ to $3.3-\mathrm{V}$ logic. LVC and LV, both low-voltage CMOS logic families, are just two of Tl's wide range of 3.3-V logic solutions.
LVC is TI's answer to designers' $3.3-\mathrm{V}$ price/performance needs. With 5-V tolerance $\dagger$, typical propagation delays of 3.8 ns (maximum $t_{p d}$ of 6.3 ns ), and $24-m A$ output drive current, LVC is the low-voltage solution that designers often need. With almost 60 devices available and more planned, LVC gives designers the options they need to maximize bus-interface performance.
LV is Tl's low-cost 3.3-V solution. The A revision common to the LV devices in this data book signifies the recent speed improvements on the entire LV family. With typical propagation delays of 8.3 ns (maximum $t_{p d}$ of 13 ns ) and 8 - mA output drive current, LV is designed to the 3.3-V family of choice when the speeds and drive currents of TI's other low-voltage logic families are not necessary for successful designs.
LVC and LV are supported in a wide variety of packages, including SOIC, SSOP, TSSOP, and TVSOP. See the specific device data sheets for packaging options.

With a wide range of devices, benchmark service, support, and delivery, TI is the number 1 supplier of standard low-voltage logic worldwide.
For more information on these or other TI products, please contact your local TI representative, authorized distributor, the TI technical support hotline at 972-644-5580, or visit the TI logic home page at http://www.ti.com/sc/logic.
For a complete listing of all TI logic products, please order our Logic Selection Guide (literature number SDYU001) by calling our literature response center at 1-800-477-8924.

[^0]
## PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.
If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

## General Information

## LVC Gates and MSI

LVC Octals3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI
LV Octals7
Application Reports8
Mechanical Data9

## Contents

Alphanumeric Index1-3Glossary ..... 1-5
Explanation of Function Tables ..... 1-9
D Flip-Flop and Latch Signal Conventions ..... 1-11
Device Names and Package Designators ..... 1-12

| DEVICE |  | PAGE | DEVICE |  | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SN54LV00A | SN74LV00A | 6-3 | SN54LVC138A | SN74LVC138A | 2-131 |
| SN54LV02A | SN74LV02A | 6-9 |  | SN74LVC139A | 2-139 |
| SN54LV04A | SN74LV04A | 6-15 |  | SN74LVC157A | 2-147 |
| SN54LVU04A | SN74LVU04A | 6-21 |  | SN74LVC158A | -2-155 |
| SN54LV05A | SN74LV05A | 6-27 |  | SN74LVC240A | 3-3 |
| SN54LV08A | SN74LV08A | 6-33 |  | SN74LVC241A | 3-11 |
| SN54LV14A | SN74LV14A | 6-39 |  | SN74LVC244A | 3-19 |
| SN54LV32A | SN74LV32A | 6-45 |  | SN74LVC245A | 3-43 |
| SN54LV74A | SN74LV74A | 6-51 |  | SN74LVC257A | 2-163 |
| SN54LV86A | SN74LV86A | 6-59 |  | SN74LVC258A | 2-171 |
| SN54LV123A | SN74LV123A | 6-65 | SN54LVC373A | SN74LVC373A | 3-67 |
| SN54LV125A | SN74LV125A | 6-75 | SN54LVC374A | SN74LVC374A | 3-75 |
| SN54LV126A | SN74LV126A | 6-81 | SN54LVC540A | SN74LVC540A | 3-83 |
| SN54LV132A | SN74LV132A | 6-87 | SN54LVC541A | SN74LVC541A | 3-91 |
| SN54LV138A | SN74LV138A | 6-93 |  | SN74LVC543A | 3-99 |
| SN54LV139A | SN74LV139A | 6-99 |  | SN74LVC544A | 3-109 |
| SN54LV157A | SN74LV157A | 6-105 | SN54LVC573A | SN74LVC573A | 3-117 |
| SN54LV161A | SN74LV161A | 6-111 | SN54LVC574A | SN74LVC574A | 3-125 |
| SN54LV163A | SN74LV163A | 6-123 | SN54LVC646A | SN74LVC646A | 3-133 |
| SN54LV164A | SN74LV164A | 6-135 | SN54LVC652A | SN74LVC652A | 3-145 |
| SN54LV165A | SN74LV165A | 6-143 |  | SN74LVC821A | 3-157 |
| SN54LV174A | SN74LV174A | 6-151 |  | SN74LVC823A | 3-165 |
| SN54LV175A | SN74LV175A | 6-157 |  | SN74LVC827A | 3-173 |
| SN54LV240A | SN74LV240A | 7-3 |  | SN74LVC828A | 3-181 |
| SN54LV244A | SN74LV244A | 7-9 |  | SN74LVC841A | 3-189 |
| SN54LV245A | SN74LV245A | 7-15 |  | SN74LVC843A | 3-197 |
| SN54LV273A | SN74LV273A | 7-23 |  | SN74LVC861A | 3-207 |
| SN54LV367A | SN74LV367A | 7-31 |  | SN74LVC863A | 3-215 |
| SN54LV368A | SN74LV368A | 7-39 |  | SN74LVC2244A | 3-35 |
| SN54LV373A | SN74LV373A | 7-47 |  | SN74LVC2952A | 3-223 |
| SN54LV374A | SN74LV374A | 7-55 |  | SN74LVC4245A | 5-13 |
| SN54LV540A | SN74LV540A | 7-63 |  | SN74LVC16244A | 4-23 |
| SN54LV541A | SN74LV541A | 7-69 |  | SN74LVC16245A | 4-41 |
| SN54LV573A | SN74LV573A | 7-75 |  | SN74LVC161284 | 4-137 |
| SN54LV574A | SN74LV574A | 7-83 |  | SN74LVCC3245A | 5-3 |
| SN54LV594A | SN74LV594A | 7-89 |  | SN74LVCC4245A | 5-21 |
| SN54LV595A | SN74LV595A | 7-99 | SN54LVCH244A | SN74LVCH244A | 3-27 |
| SN54LVC00A | SN74LVC00A | 2-3 | SN54LVCH245A | SN74LVCH245A | 3-59 |
| SN54LVC02A | SN74LVC02A | 2-11 |  | SN74LVCH16240A | 4-3 |
| SN54LVC04A | SN74LVC04A | 2-19 |  | SN74LVCH16241A | 4-13 |
|  | SN74LVCU04A | 2-27 |  | SN74LVCH16244A | 4-31 |
| SN54LVC06A | SN74LVC06A | 2-35 |  | SN74LVCH16245A | 4-49 |
| SN54LVC07A | SN74LVC07A | 2-43 |  | SN74LVCH16373A | 4-59 |
| SN54LVC08A | SN74LVC08A | 2-51 |  | SN74LVCH16374A | 4-67 |
|  | SN74LVC10A | 2-59 |  | SN74LVCH16540A | 4-77 |
| SN54LVC14A | SN74LVC14A | 2-67 |  | SN74LVCH16541A | 4-85 |
| SN54LVC32A | SN74LVC32A | 2-75 |  | SN74LVCH16543A | 4-93 |
| SN54LVC74A | SN74LVC74A | 2-83 |  | SN74LVCH16646A | 4-103 |
| SN54LVC86A | SN74LVC86A | 2-91 |  | SN74LVCH16652A | 4-115 |
|  | SN74LVC112A. | 2-99 |  | SN74LVCH16952A | 4-127 |
|  | SN74LVC125A | 2-107 |  | SN74LVCH162244A | 4-145 |
|  | SN74LVC126A | 2-115 |  | SN74LVCHR162245A | 4-155 |
|  | SN74LVC137A | 2-123 |  | SN74LVCR2245A | 3-51 |

## INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

## operating conditions and characteristics (in sequence by letter symbols)

$C_{i} \quad$ Input capacitance
The internal capacitance at an input of the device
$\mathrm{C}_{\text {io }} \quad$ Input/output capacitance
Input-to-output internal capacitance; transcapacitance
$C_{0} \quad$ Output capacitance
The internal capacitance at an output of the device
$\mathrm{C}_{\text {pd }} \quad$ Power dissipation capacitance
Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_{D}=C_{p d} V_{C C}^{2} f+I_{C C} V_{C C}$
$f_{\text {max }} \quad$ Maximum clock frequency
The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification

ICC Supply current
The current into* the $\mathrm{V}_{\mathrm{CC}}$ supply terminal of an integrated circuit
$\Delta I_{\text {CC }} \quad$ Supply current change
The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$
ICEX Output high leakage current
The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$
$I_{\text {(hold) }} \quad$ Input hold current
Input current that holds the input at the previous state when the driving device goes to a high-impedance state
$\mathbf{I}_{\mathbf{I H}} \quad$ High-level input current
The current into* an input when a high-level voltage is applied to that input
IIL Low-level input current
The current into* an input when a low-level voltage is applied to that input
$\mathrm{I}_{\text {off }} \quad$ Input/output power-off leakage current
The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
$\mathrm{IOH} \quad$ High-level output current
The current into* an output with input conditions applied that, according to the product specification, establishes a high level at the output

| $\mathrm{lOL}^{\text {l }}$ | Low-level output current |
| :---: | :---: |
|  | The current into* an output with input conditions applied that, according to the product specification, establishes a low level at the output |
| loz | Off-state (high-impedance-state) output current (of a 3-state output) |
|  | loz The current that flows through the output gates when the devcie is in the high-impedance state |
|  | lozpu The current that flows into or out of the output stage when the device is being powered up from the high-impedance state |
|  | IOZPD The current that flows into or out of the output stage when the device is being powered down from the high-impedance state |
| $t_{\text {a }}$ | Access time |
|  | The time interval between the application of a specified input pulse and the availability of valid signals at an output |
| $t_{c}$ | Clock cycle time |
|  | Clock cycle time is $1 / f_{\text {max }}$. |
| $\mathrm{t}_{\text {dis }}$ | Disable time (of a 3-state or open-collector output) |
|  | The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state |
|  | NOTE: For 3-state outputs, $\mathrm{t}_{\text {dis }}=\mathrm{t}_{\text {PHZ }}$ or tpLZ. Open-collector outputs change only if they are low at the time of disabling, so $\mathrm{t}_{\text {dis }}=\mathrm{t}_{\mathrm{tL}}$. |
| $t_{\text {en }}$ | Enable time (of a 3-state or open-collector output) |
|  | The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low) |
|  | NOTE: In the case of memories, this is the access time from an enable input (e.g., $\overline{\mathrm{OE}}$ ). For 3 -state outputs, $\mathrm{t}_{\mathrm{en}}=\mathrm{t}_{\text {PZH }}$ or $\mathrm{t}_{\mathrm{PZL}}$. Open-collector outputs change only if they are responding to data that would cause the output to go low, so $\mathrm{t}_{\mathrm{en}}=\mathrm{t}_{\mathrm{PHL}}$. |
| $t_{\text {h }}$ | Hold time |
|  | The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal |
|  | NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected. |
|  | 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected. |
| $\mathrm{t}_{\text {pd }}$ | Propagation delay time |
|  | The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ( $t_{p d}=t_{\text {PHL }}$ or $t_{\text {PLH }}$ ) |
| ${ }^{\text {tPHL }}$ | Propagation delay time, high-to-low level output |
|  | The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level |

*Current out of a terminal is given as a negative value.

1-6

| $\mathbf{t P H Z}$Disable time (of a 3-state output) from high level <br> The time interval between the specified reference points on the input and the output voltage waveforms <br> with the 3-state output changing from the defined high level to the high-impedance (off) state |
| :--- | :--- |
| $\mathbf{t}_{\mathbf{P L H}} \quad$Propagation delay time, low-to-high level output <br> The time between the specified reference points on the input and output voltage waveforms with the <br> output changing from the defined low level to the defined high level |
| Disable time (of a 3-state output) from low level |
| The time interval between the specified reference points on the input and the output voltage waveforms |
| with the 3-state output changing from the defined low level to the high-impedance (off) state |

An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables
NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.
$\mathrm{V}_{\mathrm{OH}} \quad$ High-level output voltage
The voltage at an output terminal with input conditions applied that, according to product specification, establishes a high level at the output
VOL Low-level output voltage
The voltage at an output terminal with input conditions applied that, according to product specification, establishes a low level at the output
$\mathrm{V}_{\mathrm{IT}+} \quad$ Positive-going input threshold level
The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, $\mathrm{V}_{\mathrm{IT}}$ -
VIT- Negative-going input threshold level
The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, $\mathrm{V}_{\mathrm{IT}}$ +

The following symbols are used in function tables on TI data sheets:

| H | $=$ high level (steady state) |
| :---: | :---: |
| L | $=$ low level (steady state) |
| $\uparrow$ | $=$ transition from low to high level |
| $\downarrow$ | $=$ transition from high to low level |
| $\longrightarrow$ | $=$ value/level or resulting value/level is routed to indicated destination |
| $\curvearrowleft$ | = value/level is re-entered |
| X | $=$ irrelevant (any input, including transitions) |
| Z | $=$ off (high-impedance) state of a 3-state output |
| a...h | $=$ the level of steady-state inputs A through H , respectively |
| $Q_{0}$ | level of $Q$ before the indicated steady-state input conditions were established |
| $\bar{Q}_{0}$ | $=$ complement of $Q_{0}$ or level of $\bar{Q}$ before the indicated steady-state input conditions were established |
| $Q_{n}$ | $=$ level of Q before the most recent active transition indicated by $\downarrow$ or $\uparrow$ |
| $\Omega$ | $=$ one high-level pulse |
| $\checkmark$ | = one low-level pulse |
| Toggle | $=$ each output changes to the complement of its previous level on each active transition indicated by $\downarrow$ or $\uparrow$ |

If, in the input columns, a row contains only the symbols $\mathrm{H}, \mathrm{L}$, and/or X , this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.
If, in the input columns, a row contains $H, L$, and/or $X$ together with $\uparrow$ and/or $\downarrow$, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level $\left(H, L, Q_{0}\right.$, or $\left.\bar{Q}_{0}\right)$, it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, $\measuredangle$ or $\checkmark$, the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

## EXPLANATION OF FUNCTION TABLES

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register.

FUNCTION TABLE

|  |  |  |  | NPUTS |  |  |  |  |  |  | OUT | UTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CLOCK |  |  |  | PAR |  |  |  |  |  |  |
|  | S1 | so | clock | LEFT | RIGHT | A | B | c | D | $\mathrm{Q}_{\mathrm{A}}$ | $Q_{B}$ | $Q_{C}$ | $Q_{D}$ |
| L | X | x | X | X | X | X | X | X | X | L | L | L | L |
| H | X | X | L | X | X | X | X | X | x | $\mathrm{Q}_{\mathrm{AO}}$ | Q ${ }_{\text {B0 }}$ | Q ${ }_{\text {co }}$ | Q 0 |
| H | H | H | $\uparrow$ | X | X | a | b | c | d | a | b | c | d |
| H | L | H | $\uparrow$ | X | H | H | H | H | H | H | QAn | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{\text {cn }}$ |
| H | L | H | $\uparrow$ | X | L | L | L | L | L | L | $Q_{\text {An }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ |
| H | H | L | $\uparrow$ | H | X | X | X | X | x | Q ${ }_{\text {Bn }}$ | $Q_{\text {cn }}$ | $Q_{\text {Dn }}$ | H |
| H | H | L | $\uparrow$ | L | X | X | X | X | X | $Q_{\text {Bn }}$ | $Q_{\text {cn }}$ | $Q_{\text {Dn }}$ | L |
| H | L | L | x | X | X | x | X | X | X | $\mathrm{Q}_{\text {A0 }}$ | Q ${ }_{\text {B }}$ | Qco | QD0 |

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.
The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs occurs while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at $A$ is at output $Q_{A}$, data entered at $B$ is at $Q_{B}$, and so forth, following a low-to-high clock transition.
The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at $Q_{A}$ is now at $Q_{B}$, the previous levels of $Q_{B}$ and $Q_{C}$ are now at $Q_{C}$ and $Q_{D}$, respectively, and the data previously at $Q_{D}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S 1 is low and S 0 is high and the levels at inputs $A$ through $D$ have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at $Q_{B}$ is now at $Q_{A}$, the previous levels of $Q_{C}$ and $Q_{D}$ are now at $Q_{B}$ and $Q_{C}$, respectively, and the data previously at $Q_{A}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.
The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called $\overline{\mathrm{Q}}$. An input that causes a Q output to go high or a $\overline{\mathrm{Q}}$ output to go low is called preset (PRE). An input that causes a $\bar{Q}$ output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names ( $\overline{\mathrm{PRE}}$ and $\overline{\mathrm{CLR}}$ ) if they are active low.
The devices on several data sheets are second-source designs, and the pin-name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits $\overline{\mathrm{D}}$ and Q .
In some applications, it may be advantageous to redesignate the data input from D to $\overline{\mathrm{D}}$ or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.


Flip-Flop


Flip-Flop
The figures show that when Q and $\overline{\mathrm{Q}}$ exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangle$ ) on $\overline{\text { PRE }}$ and $\overline{C L R}$ remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at $D($ or $\bar{D}), Q$, and $\bar{Q}$. Pin $5(Q$ or $\bar{Q})$ is still in phase with the data input ( $D$ or $\bar{D}$ ); their active levels change together.

## Example:



## 1 Standard Prefix

Example: SNJ - Conforms to MIL-PRF-38535 (QML)

## 2 Temperature Range

Examples: 54 - Military
74 - Commercial

## 3 Family

Examples: Blank - Transistor-Transistor Logic
ABT - Advanced BiCMOS Technology
ABTE - Advanced BiCMOS Technology/
Enhanced Transceiver Logic
AC/ACT - Advanced CMOS Logic
AHC/AHCT - Advanced High-Speed CMOS Logic
ALB - Advanced Low-Voltage BiCMOS
ALS - Advanced Low-Power Schottky Logic
ALVC - Advanced Low-Voltage CMOS Technology
AS - Advanced Schottky Logic
BCT - BiCMOS Bus-Interface Technology
CBT - Crossbar Technology
CBTLV - Low-Voltage Crossbar Technology
F - F Logic
FB - Backplane Transceiver Logic/Futurebus+
GTL - Gunning Transceiver Logic
HC/HCT - High-Speed CMOS Logic
HSTL - High-Speed Transceiver Logic
LS - Low-Power Schottky Logic
LV - Low-Voltage CMOS Technology
LVC - Low-Voltage CMOS Technology
LVT - Low-Voltage BiCMOS Technology
S - Schottky Logic
SSTL - Stub Series-Terminated Logic

## 4 Special Features

Examples: Blank = No Special Features
D - Level-Shifting Diode (CBTD)
H - Bus Hold (ALVCH)
R - Damping Resistor on Inputs/Outputs (LVCR)
S - Schottky Clamping Diode (CBTS)

## 5 Bit Width

Examples: Blank = Gates, MSI, and Octals
1G - Single Gate
8 - Octal IEEE 1149.1 (JTAG)
16 - Widebus ${ }^{\text {TM }}$ (16, 18, and 20 bit)
18 - Widebus IEEE 1149.1 (JTAG)
32 - Widebus $+^{\text {TM }}$ (32 and 36 bit)

## 6 Options

Examples: Blank = No Options
2 - Series-Damping Resistor on Outputs
4 - Level Shifter
$25-25-\Omega$ Line Driver

## 7 Function

Examples: 244 - Noninverting Buffer/Driver
374 - D-Type Flip-Flop
573 - D-Type Transparent Latch
640 - Inverting Transceiver

## 8 Device Revision

Examples: Blank $=$ No Revision
Letter Designator A-Z

## 9 Packages

Examples: D, DW - Small-Outline Integrated Circuit (SOIC)
DB, DL - Shrink Small-Outline Package (SSOP)
DBB, DGV - Thin Very Small-Outline Package (TVSOP)
DBQ - Quarter-Size Outline Package (QSOP)
DBV, DCK - Small-Outline Transistor Package (SOT)
DGG, PW - Thin Shrink Small-Outline Package (TSSOP)
FK - Leadless Ceramic Chip Carrier (LCCC)
FN - Plastic Leaded Chip Carrier (PLCC)
GB - Ceramic Pin Grid Array (CPGA)
HFP, HS, HT, HV - Ceramic Quad Flat Package (CQFP)
J, JT - Ceramic Dual-In-Line Package (CDIP)
N, NP, NT - Plastic Dual-In-Line Package (PDIP)
PAG, PAH, PCA, PCB, PM, PN, PZ -
Thin Quad Flat Package (TQFP)
PH, PQ, RC - Quad Flat Package (QFP)
W, WA, WD - Ceramic Flat Package (CFP)

## 10 Tape and Reel

All new or changed devices in the DB and PW package types include the R designation for reeled product. Existing products designated as LE presently maintain that designation, but will be converted to $R$ in the future.
Nomenclature Examples:
For an Existing Device - SN74LVTxxxDBLE
For a New or Changed Device - SN74LVTxxxADBR
LE - Left Embossed (valid for DB and PW packages only)
$R$ - Standard (valid for all surface-mount packages except existing DB and PW devices)
There is no difference between LE and $R$ designated products, with respect to the carrier tape, cover tape, or reels used.

## NOTIFICATION OF PACKAGE NOMENCLATURE ALIAS (for Standard Linear and Logic device names of greater than 18 characters)

TI is converting from its current order-entry system to a more advanced system. This conversion requires modifications, both internal and external, to Tl's current business processes. This new system will ultimately provide significant improvements to all facets of Tl's business - from production, to order entry, to logistics. One change required is a limitation of TI part numbers to no more than 18 characters in length. Based on customer inputs, Standard Linear and Logic determined the least disruptive implementations as outlined below:

1. Package alias

TI will use a package alias to denote specific package types for devices currently exceeding 18 characters in length. Table 1 shows a mapping of package codes to an alias single-character representation.

Table 1

| CURRENT <br> PACKAGE <br> CODE | ALIAS |
| :--- | :---: |
| DL | L |
| DGG/DBB | G |
| DGV | V |
| DLR | LR - tape/reel packing |
| DGGR/DBBR | GR - tape/reel packing |
| DGVR | VR - tape/reel packing |

Current: SN74 ALVCH 162269A DGGR
New: $\quad$ SN74 ALVCH 162269A GR

## 2. Resistor-option nomenclature

For devices greater than 18 characters with input and output resistors, TI will adopt a simplified nomenclature to designate the resistor option. This will eliminate the redundant 2 (designating output resistors) when the part number also contains an R (designating input/output resistors).


Current: SN74 ALVCH R 162245 A
New: SN74 ALVCH R16 245 A
There is no change to the device or data-sheet electrical parameters. The packages involved and the changes in nomenclature are noted in Table 1.
These nomenclature changes are being gradually implemented. The first customer-visible conversions for TI logic devices will be made to data sheets. Over the next few months, TI logic data sheets will be updated. Please note that these changes in device nomenclature in no way reflect a change in device performance or process characteristics.
General Information ..... 1
LVC Gates and MSI ..... 2
LVC Octals3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI6
LV Octals ..... 7
Application Reports8
Mechanical Data9

## Contents

SN54LVC00A SN74LVC00A Quadruple 2-Input Positive-NAND Gates ..... 2-3Page
SN54LVC02A SN74LVC02A Quadruple 2-Input Positive-NOR Gates
SN54LVC04A SN74LVC04A Hex Inverters ..... 2-19
SN74LVCU04A Hex Inverter ..... 2-27
SN54LVC06A SN74LVC06A Hex Inverter Buffers/Drivers With Open-Drain Outputs ..... 2-35
SN54LVC07A SN74LVC07A Hex Buffers/Drivers With Open-Drain Outputs ..... 2-43
SN54LVC08A SN74LVC08A Quadruple 2-Input Positive-AND Gates ..... 2-51
SN74LVC10A Triple 3-Input Positive-NAND Gate ..... 2-59
SN54LVC14A SN74LVC14A Hex Schmitt-Trigger Inverters ..... 2-67
SN54LVC32A SN74LVC32A Quadruple 2-Input Positive-OR Gates ..... 2-75
SN54LVC74A SN74LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset ..... 2-83
SN54LVC86A SN74LVC86A Quadruple 2-Input Exclusive-OR Gates ..... 2-91
SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear and Preset ..... 2-99
SN74LVC125A Quadruple Bus Buffer Gate With 3-State Outputs ..... 2-107
SN74LVC126A Quadruple Bus Buffer Gate With 3-State Outputs ..... 2-115
SN74LVC137A 3-Line to 8-Line Decoder/Demultiplexer With Address Latches ..... 2-123
SN54LVC138A SN74LVC138A 3-Line to 8-Line Decoders/Demultiplexers ..... 2-131
SN74LVC139A Dual 2-Line to 4-Line Decoder/Demultiplexer ..... 2-139
SN74LVC157A Quadruple 2-Line to 1-Line Data Selector/Multiplexer ..... 2-147
SN74LVC158A Quadruple 2-Line to 1-Line Data Selector/Multiplexer ..... 2-155
SN74LVC257A Quadruple 2-Line to 1-Line Data Selector/Multiplexer With 3-State Outputs ..... 2-163
SN74LVC258A Quadruple 2-Line to 1-Line Data Selector/Multiplexer With 3-State Outputs ..... 2-171

## SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279G - JANUARY 1993 - REVISED JUNE 1998

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and DIPs (J)


## description

The SN54LVC00A quadruple 2-input positiveNAND gate is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC00A quadruple 2-input positive-NAND gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LVCOOA devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}} \bullet \mathrm{B}$ or $\mathrm{Y}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$ in positive logic.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC00A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC00A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| A | B |  |
| H | H | L |
| L | X | H |
| X | L | H |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, PW, and W packages.

## logic diagram, each gate (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$








Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package ......................................... $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ...................................... 158º $\mathrm{C} / \mathrm{W}$
PW package ....................................... 170² $\mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LVC00A |  | SN74LVC00A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 2 | 3.6 | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | -4 |  |
|  | hh-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | -8 | mA |
| Ior | h-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | 4 |  |
| lot | W-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | 8 | A |
| IOL | Low-level output curent | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  | 24 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279G - JANUARY 1993 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | SN54LVC00A |  |  | SN74LVC00A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  |  | 2.7 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  |  |  |  |  |
|  | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 1.65 V |  |  |  | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V |  |  |  | 1.7 |  |  |  |
|  | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  | 2.2 |  |  |  |
|  |  | 3 V | 2.4 |  |  | 2.4 |  |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  | 2.2 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  |  |  | 0.2 | V |
|  |  | 2.7 V to 3.6 V | 0.2 |  |  |  |  |  |  |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  |  |  | 0.450.70.4 |  |  |  |
|  | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ | 2.3 V |  |  |  |  |  |  |  |
|  | $\mathrm{l} \mathrm{OL}=12 \mathrm{~mA}$ | 2.7 V |  |  | 0.4 |  |  |  |  |
|  | $\mathrm{l} \mathrm{OL}=24 \mathrm{~mA}$ | 3 V | 0.55 |  |  | 0.55 |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V | $\pm 5$ |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 3.6 V | 10 |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $V_{C C}$ or GND | 2.7 V to 3.6 V | 500 |  |  |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V | 5 |  |  | 5 |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC00A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX |  |
| ${ }_{\text {tpd }}$ | A or B | Y | 5.1 | 14.3 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC00A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| tpd | A or B | Y | $\ddagger \quad \ddagger$ | $\ddagger \quad \ddagger$ | 5.1 | $1 \quad 4.3$ | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {§ }}$ |  |  |  |  |  | 1 | ns |

$\ddagger$ This information was not available at the time of publication.
§ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 9.5 | pF |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

Input


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{V}$ C |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^1]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms


Figure 3. Load Circuit and Voltage Waveforms

- EPICTTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W), Chip Carriers (FK), and DIPs (J)


## description

The SN54LVC02A quadruple 2-input positiveNOR gate is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC02A quadruple 2-input positive-NOR gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LVC02A devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}+\mathrm{B}}$ or $\mathrm{Y}=\overline{\mathrm{A}} \bullet \overline{\mathrm{B}}$ in positive logic.
Inputs can be driven from either $3.3-\mathrm{V}$ or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC02A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC02A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LVC02A... J OR W PACKAGE
SN74LVC02A... D, DB, OR PW PACKAGE
(TOP VIEW)

SN54LVC02A... FK PACKAGE
(TOP VIEW)


NC - No internal connection

FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | B |  |
| $H$ | $X$ | L |
| $X$ | $H$ | L |
| L | L | $H$ |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, PW, and W packages.

## logic diagram, each gate (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$


recommended operating conditions (see Note 4)

|  |  |  | SN54LVC02A |  | SN74LVC02A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 2 | 3.6 | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  | $0.65 \times \mathrm{V}_{\text {CC }}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  | 0.8 |  |
| $V_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | -8 | mA |
| OH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | 4 |  |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | 8 | mA |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  | 24 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280H - JANUARY 1993 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC02A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX |  |
| ${ }_{\text {tpd }}$ | A or B | Y | 5.4 | $1 \quad 4.4$ | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | SN74LVC02A |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {t }}$ | A or B | Y | $\ddagger \quad \ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.4 | 1 | 4.4 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {§ }}$ |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ This information was not available at the time of publication.
§ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 9.5 | pF |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



Voltage waveforms SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times V_{C C}$ |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| pd | Open |
| tPLZ/tPZL | 6 V |
| ${ }_{\text {tPHZ }} / \mathrm{tPZH}^{\text {l }}$ | GND |




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{p L Z}$ and $\mathrm{tphz}^{2}$ are the same as $\mathrm{t}_{\mathrm{d} i \mathrm{~s}}$.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, and Ceramic Chip Carriers (FK)


## description

The SN54LVC04A hex inverter contains six independent inverters designed for 2.7-V to $3.6-\mathrm{V}$ $\mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC04A hex inverter contains six independent inverters designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LVC04A devices perform the Boolean function $Y=\overline{\mathrm{A}}$.

Inputs can be driven from either $3.3-\mathrm{V}$ or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC04A is characterized for operation over the full millitary temperature range from $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC04A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LVC04A ... J OR W PACKAGE

SN74LVC04A...D, DB, OR PW PACKAGE (TOP VIEW)


SN54LVC04A... FK PACKAGE (TOP VIEW)

$$
\succsim \varangle 0
$$



NC - No internal connection

FUNCTION TABLE
(each inverter)

| INPUT <br> A | OUTPUT <br> $\mathbf{Y}$ |
| :---: | :---: |
| $H$ | L |
| L | $H$ |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the $\mathrm{D}, \mathrm{DB}, \mathrm{J}, \mathrm{PW}$, and W packages.
logic diagram, each inverter (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$


Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. -0.5 V to 6.5 V





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$ DB package ....................................... 158º ${ }^{\circ}$ /W PW package ....................................... 170² $\mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LVC04A |  |  | SN74LVC04A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP† | MAX | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  |  | V |
|  |  | 2.7 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-4 \mathrm{~mA}$ | 1.65 V |  |  |  | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V |  |  |  | 1.7 |  |  |  |
|  | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  | 2.2 |  |  |  |
|  |  | 3 V | 2.4 |  |  | 2.4 |  |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  | 2.2 |  |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | 0.2 |  |  | 0.2 |  |  | V |
|  |  | 2.7 V to 3.6 V |  |  |  |  |  |  |  |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  |  |  |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  |  |  |  |  | 0.7 |  |
|  | $\mathrm{OL}=12 \mathrm{~mA}$ | 2.7 V |  |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  |  | 500 |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V |  | 5 |  |  | 5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC04A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| tpd | A | Y | 5.5 | 0.5 | 4.5 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | SN74LVC04A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| $t_{\text {pd }}$ | A | Y | $\ddagger \quad \ddagger$ | $\ddagger \quad \ddagger$ | 5.5 | $1 \quad 4.5$ | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {§ }}$ |  |  |  |  |  | 1 | ns |

[^2]operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per inverter |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 8 | pF |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 0 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t P H Z$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times V_{C C}$ |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms


NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This hex inverter is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCU04A contains six independent inverters with unbuffered outputs, and performs the Boolean function $\mathrm{Y}=\overline{\mathrm{A}}$.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN74LVCU04A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each inverter)

| INPUT <br> $\mathbf{A}$ | OUTPUT <br> $\mathbf{Y}$ |
| :---: | :---: |
| $H$ | L |
| L | H |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 6.5 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package ..... $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..... $158^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..... $170^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply voltage | Operating | 1.65 | 3.6 | V |
| VC | Supply votage | Data retention only | 1.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | 1.32 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | 1.84 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 2.16 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 2.4 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | 2.88 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 0.4 |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.65 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
| Ion | - | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
|  | Low-level output cur | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | A |
| OL | Low-level output cu | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | A |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## SN74LVCU04A

HEX INVERTER

SCAS282F - JANUARY 1993 - REVISED JUNE 1998
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ | A | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 4.7 | 1 | 3.8 | ns |
| $\mathrm{t}_{\text {sk }(0)}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per inverter |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 5 | pF |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


> VOLTAGE WAVEFORMS
> ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms


| TEST | S1 |
| :---: | :---: |
| $t_{\text {pd }}$ | Open |
| tPLZ/tPZL | $2 \times V_{C C}$ |
| tPHz/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

voltage waveforms pULSE DURATION


[^3]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms


Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Inputs and Open-Drain Outputs Accept Voltages up to 5.5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)


## description

These hex inverter buffers/drivers are designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The outputs of the 'LVC06A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA .

Inputs can be driven from either $3.3-\mathrm{V}$ or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN54LVC06A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC06A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LVC06A . . . J OR W PACKAGE
SN74LVC06A ...D, DGV, OR PW PACKAGE (TOP VIEW)


SN54LVC06A... FK PACKAGE (TOP VIEW)


NC - No internal connection

FUNCTION TABLE
(each inverter)

| INPUT <br> A | OUTPUT <br> Y |
| :---: | :---: |
| $H$ | $L$ |
| L | $H$ |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DGV, and PW packages.

## logic diagram, each inverter (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

recommended operating conditions (see Note 4)

|  |  |  | SN54LVC06A |  | SN74LVC06A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{r} \text { MIN } \\ \hline 1.65 \end{array}$ | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.651.5 |  | 1.65 | 3.6 | V |
|  |  | Data retention only |  |  | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 | + | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | . $35 \times \mathrm{V}_{\mathrm{CC}}$ |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | 5.5 | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | Q | 4 |  | 4 |  |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  | 8 |  |
| OL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  | 24 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LVC06A |  |  | SN74LVC06A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYP† | MAX |  |
| VOL | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  | 0.2 |  |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  |  | 0.45 |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  |  | 0.7 |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 4 | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{l} \mathrm{OL}=24 \mathrm{~mA}$ | 3 V |  | Q | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | C | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| $\Delta^{\text {l }} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  |  | 500 |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 5 |  |  | 5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | SN54LVC06A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{VCC}=2.7 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| ${ }^{\text {tpd }}$ | A | Y | 1.43 .9 | P1 3.1 | 3.9 | $1 \quad 3.7$ | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver |  | $\mathrm{f}=10 \mathrm{MHz}$ | 2.1 | 2.3 | 2.5 | pF |

## PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| tPZL (see Note F) | $2 \times \mathrm{V}_{\text {cc }}$ |
| tplZ (see Note G) | $2 \times V_{\text {cc }}$ |
| tPHZ/tPZH | $2 \times V_{\text {cC }}$ |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. Since this device has open-drain outputs, $t_{P L Z}$ and $t_{P Z L}$ are the same as $t_{p d}$.
F. $t_{P Z L}$ is measured at $\mathrm{V}_{\mathrm{CC}} / 2$.
G. tPLZ is measured at $\mathrm{V}_{\mathrm{OL}}+0.15 \mathrm{~V}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^4]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. Since this device has open-drain outputs, $t_{P L Z}$ and $t_{P Z L}$ are the same as $t_{p d}$ -
F. tpZL is measured at $\mathrm{V}_{\mathrm{CC}} / 2$.
G. tPLZ is measured at $\mathrm{V}_{\mathrm{OL}}+0.15 \mathrm{~V}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| tPZL (see Note F) | 6 V |
| tPLZ (see Note G) | 6 V |
| tPHZ/tPZH | 6 V |

Timing
Input


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. Since this device has open-drain outputs, tpLZ and tPZL are the same as $\mathrm{t}_{\mathrm{pd}}$.
F. tpzL is measured at 1.5 V .
G. tPLZ is measured at $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Inputs and Open-Drain Outputs Accept Voltages Up to 5.5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW) Packages, and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)


## description

These hex buffers/drivers are designed for $1.65-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The outputs of the 'LVC07A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA .

Inputs can be driven from $1.8-\mathrm{V}, 2.5-\mathrm{V}, 3.3-\mathrm{V}$ (LVTTL), or $5-\mathrm{V}$ (CMOS) devices. This feature allows the use of these devices as translators in a mixed-system environment.

The SN54LVC07A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC07A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LVC07A... J OR W PACKAGE
SN74LVC07A .. D, DGV, OR PW PACKAGE (TOP VIEW)


## SN54LVC07A ... FK PACKAGE

 (TOP VIEW)

NC - No internal connection

FUNCTION TABLE
(each buffer/driver)

| INPUT <br> $\mathbf{A}$ | OUTPUT <br> $\mathbf{Y}$ |
| :---: | :---: |
| $H$ | $H$ |
| L | L |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DGV, J, PW, and W packages.
logic diagram, each buffer/driver (positive logic)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

| Supply voltage range, $\mathrm{V}_{\text {cc }}$ | -0.5 V to 6.5 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to 6.5 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ | 0.5 V to 6.5 V |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ | -50 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ | -50 mA |
| Continuous output current, Io | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\text {CC }}$ or GND | $\pm 100 \mathrm{~mA}$ |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 2): D package | $127^{\circ} \mathrm{C} / \mathrm{W}$ |
| DGV package | $182^{\circ} \mathrm{C} / \mathrm{W}$ |
| PW package | $170^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | ${ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| esses beyond those listed under "absolute maximum ratings" may cause permanen ctional operation of the device at these or any other conditions beyond those indi lied. Exposure to absolute-maximum-rated conditions for extended periods may | ress ratings only, and ing conditions" is not |
| ES: 1. The input negative-voltage and output voltage ratings may be exceeded | are observed. |

recommended operating conditions (see Note 3)


NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C c}$ | SN54LVC07A |  | SN74LVC07A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt MAX | MIN | TYPt | MAX |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 5.5 V |  | 0.2 |  |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |  | 0.45 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.3 V |  | + 0.7 |  |  | 0.7 |  |
|  |  | 2.7 V |  | - 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |  | 0.55 |  |
|  |  | 4.5 V |  | A |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{0}=0$ | 3.6 V |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta} \mathrm{CCC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V | Q | 500 |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V |  | 5 |  | 5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

|  | FROM (INPUT) | TO (OUTPUT) | SN54LVC07A |  |  |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | A | Y | 1 | 3.5 | 1 | 2.8 |  | 3 | 1 | 2.9 | 1 | 2.6 | ns |

switching characteristics over recommended operating free-air temperature range, (unless otherwise noted) (see Figures 1 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC07A |  |  |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ | A | Y | 1 | 3.5 | 1 | 2.8 |  | 3 | 1 | 2.9 | 1 | 2.6 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver |  | $\mathrm{f}=10 \mathrm{MHz}$ | 1.8 | 2 | 2.5 | 3.78 | pF |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| tPZL (see Note F) | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| tPLZ (see Note G) | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| tPHZ/tPZH | $2 \times \mathrm{V}_{\mathbf{C C}}$ |





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. Since this device has open-drain outputs, $t_{P L Z}$ and $t_{P Z L}$ are the same as $t_{p d}$.
F. $t_{P Z L}$ is measured at $\mathrm{V}_{\mathrm{CC}} / 2$.
G. $\quad t P L Z$ is measured at $V_{\mathrm{OL}}+0.15 \mathrm{~V}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$ 



LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^5]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. Since this device has open-drain outputs, $t_{P L Z}$ and $t_{P Z L}$ are the same as $t_{p d}$.
F. tpZL is measured at $\mathrm{V}_{\mathrm{CC}} / 2$.
G. tPLZ is measured at $\mathrm{V}_{\mathrm{OL}}+0.15 \mathrm{~V}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :--- |
| tPZL (see Note F) | $6 \mathbf{V}$ |
| tPLZ (see Note G) | 6 V |
| tPHZ/tPZH | 6 V |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. Since this device has open-drain outputs, $t_{P L Z}$ and $t_{P Z L}$ are the same as $t_{p d}$.
F. tpZL is measured at 1.5 V .
G. $t P L Z$ is measured at $V_{O L}+0.3 \mathrm{~V}$.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$


LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^6]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. Since this device has open-drain outputs, $t_{P L Z}$ and $\mathrm{tPZL}^{\text {are }}$ the same as $\mathrm{t}_{\mathrm{pd}}$ -
F. tpZL is measured at 1.5 V .
G. tPLZ is measured at $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$.

Figure 4. Load Circuit and Voltage Waveforms

```
- EPICTM (Enhanced-Performance Implanted
    CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathbf{C}=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical \(\mathrm{V}_{\text {OLP }}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Packages, and DIPs (J)
```


## description

The SN54LVC08A quadruple 2-input positiveAND gate is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC08A quadruple 2-input positive-AND gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LVC08A devices perform the Boolean function $Y=A \cdot B$ or $Y=\overline{\bar{A}+\bar{B}}$ in positive logic.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC08A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC08A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}$ |
| $H$ | $H$ | $H$ |
| $L$ | $X$ | $L$ |
| $X$ | $L$ | $L$ |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the $\mathrm{D}, \mathrm{DB}, \mathrm{J}, \mathrm{PW}$, and W packages.

## logic diagram, each gate (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) .............................................................. 0.5 V to 6.5 V





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ....................................... $158^{\circ} \mathrm{C} / \mathrm{W}$
PW package ...................................... 170² $\mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \omega^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCAS283G - JANUARY 1993 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC08A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| tpd | A or B | Y | 4.8 | 1 | 4.1 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC08A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | Y | 1 | 9.8 | 1 | 6.9 |  | 4.8 | 1 | 4.1 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per gate |  | $\mathrm{f}=10 \mathrm{MHz}$ | 7 | 9.8 | 10 | pF |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{V}$ C |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^7]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | 6 V |
| $\mathbf{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathbf{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This triple 3-input positive-NAND gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC10A performs the Boolean function $Y=\overline{A \bullet B \bullet C}$ or $Y=\bar{A}+\bar{B}+\bar{C}$ in positive logic.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN74LVC10A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each gate)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| A | B | C | Y |
| H | H | H | L |
| L | X | X | H |
| X | L | X | H |
| X | X | L | H |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram, each gate (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

$$
\begin{aligned}
& \text { Continuous output current, Io ............................................................................. } \pm 50 \mathrm{~mA} \\
& \text { Continuous current through } \mathrm{V}_{\mathrm{CC}} \text { or GND ............................................................ } \pm 100 \mathrm{~mA} \\
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 3): D package ......................................... } 127^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { DB package ....................................... 158º } \mathrm{C} / \mathrm{W} \\
& \text { PW package ....................................... 170²} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 3.6 | V |
|  |  | Data retention only | 1.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.35 \times \mathrm{V}_{\text {CC }}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | $0 \quad 5.5$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | -24 |  |
| ${ }^{\text {I OL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 24 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ | A | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 5.8 | 1 | 4.9 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per gate |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 11 | pF |

$\dagger$ This information was not available at the time of publication.


Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open <br> $2 \times V_{\text {CC }}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^8]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The SN54LVC14A hex Schmitt-trigger inverter is designed for 2.7-V to 3.6-V $\mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC14A hex Schmitt-trigger inverter is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The devices contain six independent inverters, and perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}}$.

SN54LVC14A... J OR W PACKAGE
SN74LVC14A... D, DB, OR PW PACKAGE
(TOP VIEW)


SN54LVC14... FK PACKAGE
(TOP VIEW)


NC - No internal connection

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN54LVC14A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC14A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE |
| :---: |
| (each inverter) |


| INPUT <br> A | OUTPUT <br> Y |
| :---: | :---: |
| H | L |
| L | H |


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the $\mathrm{D}, \mathrm{DB}, \mathrm{J}, \mathrm{N}, \mathrm{PW}$, and W packages.

## logic diagram, each inverter (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$








Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ....................................... $158^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... $170^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LVC14A |  | SN74LVC14A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $V_{C C}$ | Supply voltage | Operating | 2 | 3.6 | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  | $0.65 \times \mathrm{V}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 0.8 |  |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage <br> Output voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ |  |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  | -24 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  | 24 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{\text {cc }}$ | SN54LVC14A |  |  | SN74LVC14A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MII | TYP† | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\mathrm{T}+}$ <br> Positive-going threshold |  | 2.7 V | 0.8 |  | 2 | 0.8 |  | 2 | V |
|  |  | 3 V | 0.8 |  | 2 | 0.8 |  | 2 |  |
|  |  | 3.6 V | 0.8 |  | 2 | 0.8 |  | 2 |  |
| $\mathrm{V}_{\mathrm{T}-}$ <br> Negative-going threshold |  | 2.7 V | 0.4 |  | 1.4 | 0.4 |  | 1.4 | V |
|  |  | 3 V | 0. |  | 1.5 | 0.6 |  | 1.5 |  |
|  |  | 3.6 V | 0.8 |  | 1.8 | 0.8 |  | 1.8 |  |
| $\Delta \mathrm{V}_{\mathrm{T}}$ <br> Hysteresis $\left(\mathrm{V}_{\mathrm{T}_{+}}-\mathrm{V}_{\mathrm{T}_{-}}\right)$ |  | 2.7 V | 0.3 |  | 1.1 | 0.3 |  | 1.1 | V |
|  |  | 3 V | 0. |  | 1.2 | 0.3 |  | 1.2 |  |
|  |  | 3.6 V | 0. |  | 1.2 | 0.3 |  | 1.2 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  |  | V |
|  |  | 2.7 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |  |  |
|  | $\mathrm{O} \mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V |  |  |  | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V |  |  |  | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2. |  |  | 2.2 |  |  |  |
|  |  | 3 V | 2. |  |  | 2.4 |  |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2. |  |  | 2.2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  |  |  | 0.2 | V |
|  |  | 2.7 V to 3.6 V | 0.2 |  |  |  |  |  |  |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  |  |  |  |  | 0.45 |  |
|  | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ | 2.3 V |  |  |  |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  |  | 500 |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 5 |  |  | 5 |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC14A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX |  |
| ${ }^{\text {tpd }}$ | A | Y | 7.5 | $1 \quad 6.4$ | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC14A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $\dagger \quad \dagger$ | $\dagger \quad \dagger$ | 7.5 | $1 \quad 6.4$ | ns |
| $\mathrm{t}_{\text {sk }(0)}{ }^{\ddagger}$ |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per inverter |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 7 | pF |

$\dagger$ This information was not available at the time of publication.

> PARAMETER MEASUREMENT INFORMATION
> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $t_{p d}$ tpLz/tpZL tPHz/tpZH | Open $2 \times V_{C C}$ Open |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^9]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as $t_{e n}$.
G. $t_{P L H}$ and $t P H L$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times V_{\text {C }}$ |
| ${ }_{\text {tPHZ }} /{ }^{\text {P }}$ PZH | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PKH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tpHZ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)


## description

The SN54LVC32A quadruple 2-input positive-OR gate is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC32A quadruple 2-input positiveOR gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LVC32A devices perform the Boolean function $Y=A+B$ or $Y=\overline{\bar{A} \cdot \bar{B}}$ in positive logic.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC32A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC32A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ |  |
| $H$ | X | H |
| X | H | H |
| L | L | L |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, PW, and W packages.

## logic diagram, each gate (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\boldsymbol{}}$





Continuous output current, Io . ......................................................................... $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ......................................................... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..................................... 158 ${ }^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... 170² $\mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286H - JANUARY 1993 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC32A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| tpd | A or B | Y | 4.4 | 1 | 3.8 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC32A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | Y | 1 | 8.7 | 1 | 5.4 |  | 4.4 | 1.5 | 3.8 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate |  | $\mathrm{f}=10 \mathrm{MHz}$ | 7.5 | 10.6 | 12.5 | pF |



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^10]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

# SN54LVC74A, SN74LVC74A <br> SCAS287H - JANUARY 1993 - REVISED JUNE 1998 

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)


## description

The SN54LVC74A dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC74A dual positive-edge-triggered D-type flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
A low level at the preset ( $\overline{\mathrm{PRE}}$ ) or clear ( $\overline{\mathrm{CLR}}$ ) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and $\overline{\mathrm{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC74A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC74A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PRE }}$ | $\overline{\text { CLR }}$ | CLK | D | $\mathbf{Q}$ | $\overline{\mathbf{Q}}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | $\mathrm{H}^{\dagger}$ | $\mathrm{H}^{\dagger}$ |
| H | H | $\uparrow$ | H | H | L |
| H | H | $\uparrow$ | L | L | H |
| H | H | L | X | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}}_{0}$ |

$\dagger$ This configuration is unstable; that is, it does not persist when $\overline{\text { PRE }}$ or $\overline{C L R}$ returns to its inactive (high) level.
logic symbol $\ddagger$

$\ddagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, PW, and W packages.
logic diagram, each flip-flop (positive logic)


# SN54LVC74A, SN74LVC74A <br> DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)

|  |  |  | SN54LVC74A |  | SN74LVC74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{r} \text { MIN } \\ \hline 2 \end{array}$ | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating |  | 3.6 | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  | $0.65 \times \mathrm{V}_{\text {CC }}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  | -24 |  |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  |  |  | 4 |  |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | 8 | mA |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

|  |  |  | SN54LVC74A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  | 83 |  | 100 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | $\overline{\text { PRE or CLR }}$ low | 3.3 |  | 3.3 |  | ns |
|  |  | CLK high or low | 3.3 |  | 3.3 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 3.4 |  | 3 |  | ns |
|  |  | $\overline{\text { PRE or } \overline{C L R} \text { inactive }}$ | 2.2 |  | 2 |  |  |
| th | Hold time, data after CLK $\uparrow$ |  | 1 |  | 1 |  | ns |

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | SN74LVC74A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | $\dagger$ | $\dagger$ | 83 |  | 100 | MHz |
| $t_{\text {w }}$ | Pulse duration | $\overline{\text { PRE }}$ or CLR low | $\dagger$ | $\dagger$ | 3.3 | 3.3 |  | ns |
|  |  | CLK high or low | $\dagger$ | $\dagger$ | 3.3 | 3.3 |  |  |
|  | Setup time before CLK $\uparrow$ | Data | $\dagger$ | $\dagger$ | 3.4 | 3 |  | ns |
|  |  | $\overline{\text { PRE or } \overline{C L R}}$ inactive | $\dagger$ | $\dagger$ | 2.2 | 2 |  |  |
| th | Hold time, data after CLK $\uparrow$ |  | $\dagger$ | $\dagger$ | 1 | 0 |  | ns |

$\dagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC74A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 83 | 100 |  | MHz |
| tpd | CLK | Q or $\bar{Q}$ | 6 | 1 | 5.2 | ns |
|  | $\overline{\text { PRE }}$ or $\overline{\mathrm{CLR}}$ |  | 6.4 | 1 | 5.4 |  |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC74A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 83 |  | 100 |  | MHz |
| ${ }^{\text {tpd }}$ | CLK | Q or $\overline{\mathrm{Q}}$ | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6 | 1 | 5.2 | ns |
|  | $\overline{\text { PRE or }} \overline{\text { CLR }}$ |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.4 | 1 | 5.4 |  |
| $\mathrm{t}_{\text {sk }(0)}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per flip-flop |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 27 | pF |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathbf{t}_{\mathbf{P H Z}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathbf{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and DIPs (J)


## description

The SN54LVC86A quadruple 2-input exclusive-OR gate is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V}$ $V_{C C}$ operation and the SN74LVC86A quadruple 2 -input exclusive-OR gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The 'LVC86A devices perform the Boolean function $Y=A \oplus B$ or $Y=\bar{A} B+A \bar{B}$ in positive logic.
A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC86A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC86A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | B |  |
| L | L | L |
| L | $H$ | $H$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | L |

## logic symbol $\dagger$

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 A | $=1$ | 3 |  |
| 2 |  |  | 1Y |
| 2A 4 |  |  |  |
| 2A 5 |  | 6 | 2Y |
| 2B 9 |  |  |  |
| 3A ${ }^{10}$ |  | 8 |  |
| 3B 10 |  |  | 3Y |
| 4A 12 |  |  |  |
| AB 13 |  | 11 | 4Y |
|  |  |  |  |

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, PW, and W packages.

## exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



These five equivalent exclusive-OR symbols are valid for an SN74LVC86A gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT logic level (i.e., $A=B$ ).


The output is active (low) if all inputs stand at the same



EVEN-PARITY ELEMENT


The output is active (low) if an even number of inputs (i.e., 0 or 2 ) are active.

ODD-PARITY ELEMENT


The output is active (high) if an odd number of inputs (i.e., only 1 of the 2 ) are active.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ |
| :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ |
| Continuous output current, $\mathrm{I}_{0}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND |
| Package thermal impedance, JJA $^{\text {(see Note 3): D package }}$ |
| DB package |
| PW package |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ |
| sses beyond those listed under "absolute maximum ratings" may cause perman ctional operation of the device at these or any other conditions beyond those in lied. Exposure to absolute-maximum-rated conditions for extended periods may |
| ES: 1. The input negative-voltage and output voltage ratings may be exceeded <br> 2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating condition <br> 3. The package thermal impedance is calculated in accordance with JESD |

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)



NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LVC86A |  |  | SN74LVC86A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP† | MAX | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  |  | V |
|  |  | 2.7 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0$. |  |  |  |  |  |  |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V |  |  |  | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V |  |  |  | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  | 2.2 |  |  |  |
|  |  | 3 V | 2.4 |  |  | 2.4 |  |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  | 2.2 |  |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  |  |  | 0.2 | V |
|  |  | 2.7 V to 3.6 V | 0.2 |  |  |  |  |  |  |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  |  |  |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  |  |  |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I} \mathrm{O}=0$ | 3.6 V |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  |  | 500 |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V |  | 5 |  |  | 5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | SN54LVC86A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX |  |
| ${ }_{\text {tpd }}$ | A | Y | 5.6 | $1 \quad 4.6$ | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

$\ddagger$ This information was not available at the time of publication.
§ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 8.5 | pF |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

Input


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^11]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms


Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted


## CMOS) Submicron Process

- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This dual negative-edge-triggered $\mathrm{J}-\mathrm{K}$ flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
A low level at the preset ( $\overline{\mathrm{PRE}})$ or clear ( $\overline{\mathrm{CLR})}$ inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the $J$ and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. The SN74LVC112A can perform as a toggle flip-flop by tying J and K high.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC112A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PRE }}$ | CLR | CLK | J | K | Q | $\overline{\text { Q }}$ |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | $\mathrm{H}^{\dagger}$ | $\mathrm{H}^{\dagger}$ |
| H | H | $\downarrow$ | L | L | $\mathrm{Q}_{0}$ | $\bar{Q}_{0}$ |
| H | H | $\downarrow$ | H | L | H | L |
| H | H | $\downarrow$ | L | H | L | H |
| H | H | $\downarrow$ | H | H |  |  |
| H | H | H | X | X | $Q_{0}$ | $\overline{\mathrm{Q}}_{0}$ |

$\dagger$ The output levels in this configuration may not meet the minimum levels for $\mathrm{V}_{\mathrm{OH}}$. Furthermore, this configuration is unstable; that is, it does not persist when either PRE or $\overline{\mathrm{CLR}}$ returns to its inactive (high) level.

## SN74LVC112A

## DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP

WITH CLEAR AND PRESET
SCAS289F - JANUARY 1993 - REVISED JUNE 1998
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram, each flip-flop (positive logic)


# SN74LVC112A <br> DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)


[^12]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\mathrm{I}} \mathrm{OH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {I }} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V |  | 4.5 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequ |  |  | $\ddagger$ |  | $\ddagger$ |  | 150 |  | 150 | MHz |
| tw | Pulse duration, CLK high or low |  | $\ddagger$ |  | $\ddagger$ |  | 3.3 |  | 3.3 |  | ns |
| ${ }^{\text {tsu }}$ | Setup time | Data before CLK $\downarrow$ | $\ddagger$ |  | $\ddagger$ |  | 2.3 |  | 3.1 |  | ns |
|  |  | $\overline{\text { PRE or } \overline{C L R}}$ inactive | $\ddagger$ |  | $\ddagger$ |  | 1.1 |  | 2.4 |  |  |
| th | Hold time, data after CLK $\downarrow$ |  | $\ddagger$ |  | $\ddagger$ |  | 0.7 |  | 2.5 |  | ns |

$\ddagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | TYP | MAX |  |
| ${ }_{\text {max }}$ |  |  | $\ddagger$ |  | $\ddagger$ |  | 150 |  | 150 |  |  | MHz |
| tpd | $\overline{\mathrm{CLR}}$ or $\overline{\mathrm{PRE}}$ | Q or $\bar{Q}$ | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.5 | 1 | 3.4 | 4.8 | ns |
|  | CLK |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.1 | 1 | 3.5 | 5.9 |  |

[^13]operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per flip-flop |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 24 | pF |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathbf{t}_{\text {PHZ }} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open <br> $2 \times V_{\text {CC }}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^14]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tPLZ $^{\prime}$ tpZL | 6 V |
| tPHZ $^{\text {t/PZH }}$ | GND |



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $\mathrm{tPZL}^{2}$ and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This quadruple bus buffer gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{\mathrm{OE}}$ ) input is high.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC125A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer) |  |
| :---: | :---: |
| INPUTS  OUTPUT <br> OE A Y <br> L H H <br> L L L <br> H X Z |  |

## SN74LVC125A

## QUADRUPLE BUS BUFFER GATE

logic symbol†

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\mathrm{IOH}}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad 1 \mathrm{l}$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| $\Delta^{\text {I CC }}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 5 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## SN74LVC125A

## QUADRUPLE BUS BUFFER GATE

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {tpd }}$ | A | Y | 1 | 12.3 | 1 | 6.3 |  | 5.5 | 1 | 4.8 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | 1 | 14.3 | 1 | 7.4 |  | 6.6 | 1 | 5.4 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | 1 | 11.1 | 1 | 5.6 |  | 5 | 1 | 4.6 | ns |
| ${ }_{\text {tsk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate |  | $\mathrm{f}=10 \mathrm{MHz}$ | 7.4 | 11.3 | 15 | pF |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{VCC}$ |
| tPHz/tPZH | Open |





NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION 

$$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^15]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| tPLZ $^{\text {tPZL }}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZLL}^{2}$ and PZZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This quadruple bus buffer gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC126A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC126A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer) |  |
| :---: | :---: |
| INPUTS  OUTPUT <br> OE A Y <br> H H H <br> H L L <br> L X Z |  |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $V_{C C}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{OL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| l OZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad 1 \mathrm{l}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| $\Delta^{\text {l }}$ C | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 4.5 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 7 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## SN74LVC126A

## QUADRUPLE BUS BUFFER GATE

WITH 3-STATE OUTPUTS
SCAS339F - MARCH 1994 - REVISED JUNE 1998
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 5.2 | 1 | 4.7 | ns |
| $\mathrm{t}_{\text {en }}$ | OE | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.3 | 1 | 5.7 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.7 | 1.3 | 6 | ns |
| $\mathrm{t}_{\text {sk }(0)^{\ddagger}}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 22 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 4 | pF |

[^16]
## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{p L Z}$ and $\mathrm{tphz}^{2}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^17]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $t P H L$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| pd | Open |
| tPLZ/tPZL | 6 V |
| ${ }_{\text {tPHZ }} / \mathrm{tPZH}^{\text {l }}$ | GND |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $\mathrm{tPZL}^{2}$ and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE (TOP VIEW)

| 1 |  |  |
| :---: | :---: | :---: |
| B 2 | 215 | ${ }_{5} \mathrm{YO}$ |
| C 3 | 314 | 4] Y1 |
| G2A 4 | 413 | 3] Y2 |
| $\overline{\text { G2B }}$ | 512 | 2] Y3 |
| G1 | $6 \quad 11$ | $1] \mathrm{Y} 4$ |
| Y7 7 | $7 \quad 10$ | 10 Y 5 |
| GND $[$ |  | $9] \mathrm{Y6}$ |

## description

This 3-line to 8-line decoder/demultiplexer with latches on three address inputs is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V}$ $\mathrm{V}_{\mathrm{CC}}$ operation.

The SN74LVC137A is designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.
When the latch-enable ( $\overline{\mathrm{G} 2 \mathrm{~A}}$ ) input is low, the SN74LVC137A acts as a decoder/demultiplexer. When $\overline{\mathrm{G} 2 \mathrm{~A}}$ transitions from low to high, the address present at the inputs ( $\mathrm{A}, \mathrm{B}$, and C ) is stored in the latches. Further address changes are ignored, provided $\overline{\mathrm{G} 2 \mathrm{~A}}$ remains high. The output-enable ( G 1 and $\overline{\mathrm{G} 2 \mathrm{~B}}$ ) inputs control the outputs independently of the select or latch-enable inputs. All of the outputs are forced high if G 1 is low or $\overline{\mathrm{G} 2 \mathrm{~B}}$ is high.

Inputs can be driven from either 3.3-V or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC137A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LATCH ENABLE | OUTPUT ENABLE |  | SELECT |  |  |  |  |  |  |  |  |  |  |
| G2A | G1 | G2B | C | B | A | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| X | X | H | X | X | X | H | H | H | H | H | H | H | H |
| X | L | X | X | X | X | H | H | H | H | H | H | H | H |
| L | H | L | L | L | L | L | H | H | H | H | H | H | H |
| L | H | L | L | L | H | H | L | H | H | H | H | H | H |
| L | H | L | L | H | L | H | H | L | H | H | H | H | H |
| L | H | L | L | H | H | H | H | H | L | H | H | H | H |
| L | H | L | H | L | L | H | H | H | H | L | H | H | H |
| L | H | L | H | L | H | H | H | H | H | H | L | H | H |
| L | H | L | H | H | L | H | H | H | H | H | H | L | H |
| L | H | L | H | H | H | H | H | H | H | H | H | H | L |
| H | H | L | X | X | X | Outpu | rre | ding | tore | dre | ; al | o | = H |

logic symbols (alternatives) ${ }^{\dagger}$

$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## SN74LVC137A <br> 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER WITH ADDRESS LATCHES

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Input voltage range, } \mathrm{V}_{\mathrm{I}} \text { (see Note 1) ............................................................. } 0.5 \mathrm{~V} \text { to } 6.5 \mathrm{~V}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Continuous output current, IO . ........................................................................ } \pm 50 \mathrm{~mA} \\
& \text { Continuous current through } \mathrm{V}_{\mathrm{CC}} \text { or GND ........................................................ } \pm 100 \mathrm{~mA} \\
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 3): D package ............................................ } 113^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { DB package ...................................... 131º }{ }^{\circ} \text { /W } \\
& \text { PW package ....................................... 149 }{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## SN74LVC137A

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER
WITH ADDRESS LATCHES
SCAS340E - MARCH 1994 - REVISED JUNE 1998
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| $V_{\text {CC }}$ | Supply voliage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | A |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | MIN | TYP ${ }^{\text {P }}$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| I | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I} \mathrm{O}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | A or B or C | Y |  |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{G} 2 \mathrm{~A}}$ or $\overline{\mathrm{G} 2 \mathrm{~B}}$ |  |  |  |  |  |  |  |  |  |  |
|  | G1 |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  | ns |

$\dagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance |  | $\mathrm{f}=10 \mathrm{MHz}$ |  |  |  | pF |

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tPLZ $^{\text {tPZL }}$ | $2 \times \mathrm{V}_{\text {CC }}$ |
| tPHZ $^{\text {tpZH }}$ | Open |



Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\text {PLZ }} / \mathrm{t}_{\text {PZL }}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZL}^{\text {and }} \mathrm{tPZH}$ are the same as ten.
G. $\mathrm{tpLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

# SN54LVC138A, SN74LVC138A <br> 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS 

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Package, and DIPs (J)


## description

The SN54LVC138A 3 -line to 8 -line decoder/demultiplexer is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC138A 3 -line to 8 -line decoder/demultiplexer is designed for $1.65-\mathrm{V}$ to 3.6-V $\mathrm{V}_{\mathrm{CC}}$ operation.

The 'LVC138A devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

SN54LVC138A ... J OR W PACKAGE
SN74LVC138A...D, DB, OR PW PACKAGE
(TOP VIEW)


SN54LVC138A... FK PACKAGE (TOP VIEW)


NC - No internal connection

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low enable inputs and one active-high enable input reduce the need for external gates or inverters when expanding. A 24 -line decoder can be implemented without external inverters and a 32 -line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
The SN54LVC138A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC138A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| ENABLE INPUTS |  | SELECT INPUTS |  |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 | $\overline{\text { G2A }}$ | G2B | C | B | A | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |  |  |  |  |  |  |  |
| X | H | X | X | X | X | H | H | H | H | H | H | H | H |  |  |  |  |  |  |  |
| X | X | H | X | X | X | H | H | H | H | H | H | H | H |  |  |  |  |  |  |  |
| L | X | X | X | X | X | H | H | H | H | H | H | H | H |  |  |  |  |  |  |  |
| H | L | L | L | L | L | L | H | H | H | H | H | H | H |  |  |  |  |  |  |  |
| H | L | L | L | L | H | H | L | H | H | H | H | H | H |  |  |  |  |  |  |  |
| H | L | L | L | H | L | H | H | L | H | H | H | H | H |  |  |  |  |  |  |  |
| H | L | L | L | H | H | H | H | H | L | H | H | H | H |  |  |  |  |  |  |  |
| H | L | L | H | L | L | H | H | H | H | L | H | H | H |  |  |  |  |  |  |  |
| H | L | L | H | L | H | H | H | H | H | H | L | H | H |  |  |  |  |  |  |  |
| H | L | L | H | H | L | H | H | H | H | H | H | L | H |  |  |  |  |  |  |  |

logic symbols (alternatives) ${ }^{\dagger}$

$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the $\mathrm{D}, \mathrm{DB}, \mathrm{J}, \mathrm{PW}$, and W packages.

## SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

## logic diagram (positive logic)



Pin numbers shown are for the $D, D B, J, P W$, and $W$ packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) .............................................................. 0.5 V to 6.5 V





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package ........................................ $113^{\circ} \mathrm{C} / \mathrm{W}$ DB package ...................................... 131² $\mathrm{C} / \mathrm{W}$ PW package ........................................ $149^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

SCAS291H - MARCH 1993 - REVISED JUNE 1998
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{\text {cc }}$ | SN54LVC138A |  |  | SN74LVC138A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP† | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\mathrm{I}} \mathrm{OH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  |  | 2.7 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  |  |  |  |  |
|  | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 1.65 V |  |  |  | 1.2 |  |  |  |
|  | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.3 V |  |  |  | 1.7 |  |  |  |
|  | ${ }^{\mathrm{I}} \mathrm{OH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  | 2.2 |  |  |  |
|  |  | 3 V | 2.4 |  |  | 2.4 |  |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  | 2.2 |  |  |  |
| VOL | l OL $=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  |  |  | 0.2 |  |  | V |
|  |  | 2.7 V to 3.6 V | 0.2 |  |  |  |  |  |  |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  |  |  |  |  | 0.45 |  |
|  | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ | 2.3 V |  |  |  |  |  | 0.7 |  |
|  | $\mathrm{l} \mathrm{OL}=12 \mathrm{~mA}$ | 2.7 V |  |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 3.6 V |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| $\Delta^{\text {I CC }}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $V_{C C}$ or GND | 2.7 V to 3.6 V |  |  | 500 |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 5 |  |  | 5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC138A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | A or B or C | Y | 7.9 | 1 | 6.7 | ns |
|  | $\overline{\text { G2A }}$ or $\overline{\text { G2B }}$ |  | 7.4 | 1 | 6.5 |  |
|  | G1 |  | 6.4 | 1 | 5.8 |  |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC138A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {tpd }}$ | A or B or C | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.9 | 1 | 6.7 | ns |
|  | $\overline{\text { G2A }}$ or $\overline{\text { G2B }}$ |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.4 | 1 | 6.5 |  |
|  | G1 |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 6.4 | 1 | 5.8 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {§ }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ This information was not available at the time of publication.
§ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 27 | pF |

$\dagger$ This information was not available at the time of publication.


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tpZH are the same as ten.
G. $\quad \mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t}_{\text {PLZ }} / \mathbf{t p Z L L}$ | 6 V |
| $\mathbf{t}_{\text {PHZ }} /$ t $_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Inputs Accept Voltages to 5.5 V
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This dual 2 -line to 4 -line decoder/demultiplexer is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The device comprises two individual 2 -line to 4 -line decoders in a single package. The active-low enable ( $\overline{\mathrm{G}}$ ) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC139A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each decoder/demultiplexer)

| INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G | SELECT |  |  |  |  |  |
|  | B | A | Y3 | Y2 | Y1 | Y0 |
| L | L | L | H | H | H | L |
| L | L | H | H | H | L | H |
| L | H | L | H | L | H | H |
| L | H | H | L | H | H | H |
| H | X | X | H | H | H | H |

## SN74LVC139A

## DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCAS341F - MARCH 1994 - REVISED JUNE 1998
logic symbols (alternatives) $\dagger$


$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## SN74LVC139A <br> DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| $\Delta^{\text {l }} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 5 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {tpd }}$ | A or B | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.3 | 1 | 6.2 | ns |
|  | $\overline{\mathrm{G}}$ |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.2 | 1 | 4.7 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {§ }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ This information was not available at the time of publication.
§ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\ddagger$ | $\ddagger$ | 30.5 | pF |

[^18]

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open <br> $2 \times V_{\text {CC }}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $t_{p d}$ tpLz/tpZL tPHz/tpZH | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This quadruple 2-line to 1 -line data selector/multiplexer is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC157A features a common strobe $(\overline{\mathrm{G}})$ input. When the strobe is high, all outputs are low. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The device provides true data.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC157A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{G}$ | $\overline{\mathbf{A}} / \mathbf{B}$ | A | B |  |
| H | X | X | X | L |
| L | L | L | X | L |
| L | L | H | X | H |
| L | H | X | L | L |
| L | H | X | H | H |

## SN74LVC157A

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

## SCAS292F - JANUARY 1993 - REVISED JUNE 1998

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, V
```






```
Continuous output current, IO . ...................................................................... . . . ma
Continuous current through \mp@subsup{V}{CC }{*}\mathrm{ or GND ................................................. }\pm100\textrm{mA}
Package thermal impedance, 的 (see Note 3): D package ..................................... 1130
DB package .....................................1310}\textrm{C}/\textrm{W
PW package .................................... 1490}\textrm{C}/\textrm{W
Storage temperature range, \(\mathrm{T}_{\text {stg }}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)


[^19] Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS292F - JANUARY 1993 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| $\Delta^{\text {l }} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V | 5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.9 | 1 | 5.2 | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 8.1 | 1 | 6.8 |  |
|  | $\overline{\mathrm{G}}$ |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.8 | 1 | 6.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {§ }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ This information was not available at the time of publication.
§ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\ddagger$ | $\ddagger$ | 16 | pF |

$\ddagger$ This information was not available at the time of publication.


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

PARAMETER MEASUREMENT INFORMATION

$$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}^{\prime} / \mathrm{t} \mathbf{t P Z H} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \\ \text { GND } \end{gathered}$ |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $t P H L$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| t $_{\text {pd }}$ | Open |
| tPLZ $^{\prime}$ tPZL | $6 \mathbf{V}$ |
| tPHZ $^{\text {tPZH }}$ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## D, DB, OR PW PACKAGE

 (TOP VIEW)| $\overline{\mathrm{A}} / \mathrm{B}$ | $1 \cup_{16}$ | - $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| 1A | 215 | $\overline{\mathrm{G}}$ |
| 1B | 314 | 4A |
| 1 Y | 413 | ] 4 B |
| 2A | 512 | $] \mathrm{Y}$ |
| 2B | 611 | 3A |
| 2 Y | $7 \quad 10$ | 3 B |
| GND | 89 | ] 3 |

## description

This quadruple 2 -line to 1 -line data selector/multiplexer is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC158A features a direct strobe $(\overline{\mathrm{G}})$ input. When the strobe is high, all outputs are high. When the strobe is low, a 4 -bit word is selected from one of two sources and is routed to the four outputs. The SN74LVC158A provides inverted data.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC158A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{~} \mathbf{G}$ | $\overline{\mathbf{A}} / \mathbf{B}$ | $\mathbf{A}$ | B | $\mathbf{Y}$ |
| H | X | X | X | H |
| L | L | L | X | H |
| L | L | H | X | L |
| L | H | X | L | H |
| L | H | X | H | L |

## SN74LVC158A

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

## SCAS342F - MARCH 1994 - REVISED JUNE 1998

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

> Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 6.5 V
> Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
> Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

> Continuous output current, $\mathrm{I}_{\mathrm{O}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
> Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 100 \mathrm{~mA}$
> Package thermal impedance, $\theta_{J A}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $131^{\circ} \mathrm{C} / \mathrm{W}$ PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $149^{\circ} \mathrm{C} / \mathrm{W}$
> Storage temperature range, $T_{\text {stg }}$
> $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
> $\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
> NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
> 2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
> 3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


[^20] Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74LVC158A

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS342F - MARCH 1994 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\text {OH }}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{l} \mathrm{OL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\operatorname{GND}$ | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | A or B | Y |  |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  |  | ns |

$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance |  | $\mathrm{f}=10 \mathrm{MHz}$ |  |  |  | pF |

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$


| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
MヨI^ヨyd IOnOOYd
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

PARAMETER MEASUREMENT INFORMATION

$$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open <br> $2 \times V_{\text {CC }}$ GND |




VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\quad \mathrm{TPLH}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms


Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This quadruple 2 -line to 1 -line data selector/multiplexer is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC257A is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3 -state outputs do not load the data lines when the output-enable $(\overline{\mathrm{OE}})$ input is at a high logic level.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC257A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
function table

| InPUTS |  |  |  | $\underset{\mathbf{Y}}{\mathbf{O U T P U T}}$ |
| :---: | :---: | :---: | :---: | :---: |
| OE | $\overline{\text { A/B }}$ | A | B |  |
| H | X | X | x | Z |
| L | L | L | x | L |
| L | L | H | x | H |
| L | H | X | L | L |
| L | H | x | H | H |

## SN74LVC257A

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
WITH 3-STATE OUTPUTS
SCAS294F - JANUARY 1993 - REVISED JUNE 1998
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\)-0.5 V to 6.5 V
```

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 6.5 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, lo ..... $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package ..... $113^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..... $131^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..... $149^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

```
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^21] Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\text {IOH }}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{lOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| l OZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $V_{C C}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 5 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V |  | 5 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | A or B | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.4 | 1 | 4.6 | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.5 | 1 | 6.4 |  |
| ten | OE | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 6.7 | 1 | 5.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 4.7 | 1 | 4.3 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {§ }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ This information was not available at the time of publication.
§ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\ddagger$ | $\ddagger$ | 15.5 | pF |

[^22]
## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$


| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{V}$ C |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^23]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| pd | Open |
| tPLZ/tPZL | 6 V |
| ${ }_{\text {tPHZ }} / \mathrm{tPZH}^{\text {l }}$ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $\mathrm{tPZL}^{2}$ and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms
－EPIC ${ }^{\text {TM }}$（Enhanced－Performance Implanted CMOS）Submicron Process
－Typical $V_{\text {OLP }}$（Output Ground Bounce） $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Typical $\mathrm{V}_{\mathrm{OHV}}$（Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot） $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Inputs Accept Voltages to 5.5 V
－Package Options Include Plastic Small－Outline（D），Shrink Small－Outline （DB），and Thin Shrink Small－Outline（PW） Packages

## D，DB，OR PW PACKAGE

 （TOP VIEW）

## description

This quadruple 2 －line to 1 －line data selector／multiplexer is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\text {CC }}$ operation．
The SN74LVC258A is designed to multiplex signals from 4－bit data sources to 4－output data lines in bus－organized systems．The 3－state outputs do not load the data lines when the output－enable（ $\overline{\mathrm{OE}})$ input is at a high logic level．
Inputs can be driven from either 3．3－V or $5-\mathrm{V}$ devices．This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment．
To ensure the high－impedance state during power up or power down，$\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．
The SN74LVC258A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．

## SN74LVC258A

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

## WITH 3-STATE OUTPUTS

SCAS345F - MARCH 1994 - REVISED JUNE 1998
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

> Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 6.5 V
> Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V

> Continuous output current, $\mathrm{I}_{\mathrm{O}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
> Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 100 \mathrm{~mA}$
> Package thermal impedance, $\theta_{J A}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $113^{\circ} \mathrm{C} / \mathrm{W}$ DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $131^{\circ} \mathrm{C} / \mathrm{W}$
> PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $149^{\circ} \mathrm{C} / \mathrm{W}$
> Storage temperature range, $\mathrm{T}_{\text {stg }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
> $\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
> NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
> 2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
> 3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^24] Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

## WITH 3-STATE OUTPUTS

SCAS345F-MARCH 1994 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | MIN | TYP $\dagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\text {IOH }}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{lOL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| l OZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad 1 \mathrm{l}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | A or B | Y |  |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ |  |  |  |  |  |  |  |  |  |  |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  |  | ns |

$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance |  | $\mathrm{f}=10 \mathrm{MHz}$ |  |  |  | pF |

## PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}
$$



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open <br> $2 \times V_{\text {CC }}$ GND |




VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| pd | Open |
| tPLZ/tPZL | 6 V |
| ${ }_{\text {tPHZ }} / \mathrm{tPZH}^{\text {l }}$ | GND |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{p L Z}$ and $\mathrm{tphz}^{2}$ are the same as $\mathrm{t}_{\mathrm{d} i \mathrm{~s}}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms
General Information
LVC Gates and MSI ..... 2
LVC Octals3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI6
LV Octals ..... 7
Application Reports8
Mechanical Data9

## Contents

|  |  | Conts | Page |
| :---: | :---: | :---: | :---: |
|  | SN74LVC240A | Octal Buffer/Driver With 3-State Outputs | .3-3 |
|  | SN74LVC241A | Octal Buffer/Driver With 3-State Outputs | .3-11 |
|  | SN74LVC244A | Octal Buffer/Driver With 3-State Outputs | .3-19 |
| SN54LVCH244A | SN74LVCH244A | Octal Buffers/Drivers With 3-State Outputs | 3-27 |
|  | SN74LVC2244A | Octal Buffer/Driver With 3-State Outputs | 3-35 |
|  | SN74LVC245A | Octal Bus Transceiver With 3-State Outputs | 3-43 |
|  | SN74LVCR2245A | Octal Bus Transceiver With 3-State Outputs | 3-51 |
| SN54LVCH245A | SN74LVCH245A | Octal Bus Transceivers With 3-State Outputs | 3-59 |
| SN54LVC373A | SN74LVC373A | Octal Transparent D-Type Latches With 3-State Outputs | .3-67 |
| SN54LVC374A | SN74LVC374A | Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs | .3-75 |
| SN54LVC540A | SN74LVC540A | Octal Buffers/Drivers With 3-State Outputs | 3-83 |
| SN54LVC541A | SN74LVC541A | Octal Buffers/Drivers With 3-State Outputs | 3-91 |
|  | SN74LVC543A | Octal Registered Transceiver With 3-State Outputs | 3-99 |
|  | SN74LVC544A | Octal Registered Transceiver With 3-State Outputs | 3-109 |
| SN54LVC573A | SN74LVC573A | Octal Transparent D-Type Latches With 3-State Outputs | 3-117 |
| SN54LVC574A | SN74LVC574A | Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs | 3-125 |
| SN54LVC646A | SN74LVC646A | Octal Bus Transceivers and Registers With 3-State Outputs | 3-133 |
| SN54LVC652A | SN74LVC652A | Octal Bus Transceivers and Registers With 3-State Outputs | 3-145 |
|  | SN74LVC821A | 10-Bit Bus-Interface Flip-Flop With 3-State Outputs | 3-157 |
|  | SN74LVC823A | 9-Bit Bus-Interface Flip-Flop With 3-State Outputs | 3-165 |
|  | SN74LVC827A | 10-Bit Buffer/Driver With 3-State Outputs | 3-173 |
|  | SN74LVC828A | 10-Bit Buffer/Driver With 3-State Outputs | 3-181 |
|  | SN74LVC841A | 10-Bit Bus-Interface D-Type Latch With 3-State Outputs | 3-189 |
|  | SN74LVC843A | 9-Bit Bus-Interface D-Type Latch With 3-State Outputs | 3-197 |
|  | SN74LVC861A | 10-Bit Bus Transceiver With 3-State Outputs | 3-207 |
|  | SN74LVC863A | 9-Bit Bus Transceiver With 3-State Outputs | 3-215 |
|  | SN74LVC2952A | Octal Bus Transceiver and Register With 3-State Outputs | 3-223 |

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This octal buffer/driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC240A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
This device is organized as two 4-bit buffers/drivers with separate output-enable ( $\overline{\mathrm{OE}}$ ) inputs. When $\overline{\mathrm{OE}}$ is low, the device passes data from the $A$ inputs to the $Y$ outputs. When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC240A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each buffer)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | $\mathbf{A}$ |  |
| L | H | L |
| L | L | H |
| H | X | Z |

## SN74LVC240A

## OCTAL BUFFER/DRIVER

WITH 3-STATE OUTPUTS
SCAS293F - JANUARY 1993 - REVISED JUNE 1998

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 6.5 V
Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) (see Note 1 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
Continuous current through \(\mathrm{V}_{\text {CC }}\) or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\text {JA }}\) (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(115^{\circ} \mathrm{C} / \mathrm{W}\)
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(97^{\circ} \mathrm{C} / \mathrm{W}\)
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(128^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\) \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 6 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | § | § | § | § |  | 7.5 | 1.3 | 6.5 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 9 | 1.1 | 8 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 8 | 1.4 | 7 | ns |
| $\mathrm{t}_{\text {sk }(0)}{ }^{\text {I }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

§ This information was not available at the time of publication.
II Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | § | § | 32 | pF |
|  |  | Outputs disabled | § |  | § | 3 |  |  |

$\S$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{VCC}$ |
| tPHz/tPZH | Open |





NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^25]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. ${ }^{t} P L H$ and $t P H L$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| tPLZ $^{\text {tPZL }}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZLL}^{2}$ and PZZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms
－EPIC ${ }^{\text {TM }}$（Enhanced－Performance Implanted CMOS）Submicron Process
－Typical Volp（Output Ground Bounce） $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Typical $\mathrm{V}_{\mathrm{OHV}}$（Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot） $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Power Off Disables Outputs，Permitting Live Insertion
－Supports Mixed－Mode Signal Operation on All Ports（5－V Input／Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ ）
－Package Options Include Plastic Small－Outline（DW），Shrink Small－Outline （DB），and Thin Shrink Small－Outline（PW） Packages

DB，DW，OR PW PACKAGE
（TOP VIEW）


## description

This octal buffer／line driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation．
The SN74LVC241A is designed specifically to improve both the performance and density of 3 －state memory－address drivers，clock drivers，and bus－oriented receivers and transmitters．Together with the ＇LVC240A and＇LVC244A，these devices provide the choice of selected combinations of inverting and noninverting outputs，symmetrical $\overline{\mathrm{OE}}$（active－low output－enable）inputs，and complementary OE and $\overline{\mathrm{OE}}$ inputs．
The SN74LVC241A is organized as two 4－bit line drivers with separate output－enable（1 $\overline{\mathrm{OE}}, 2 \mathrm{OE}$ ）inputs．When $1 \overline{\mathrm{OE}}$ is low or 2OE is high，the device passes data from the A inputs to the Y outputs．When $1 \overline{\mathrm{OE}}$ is high or 2OE is low，the outputs are in the high－impedance state．
To ensure the high－impedance state during power up or power down，$\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor and OE should be tied to GND through a pulldown resistor；the minimum value of the resistor is determined by the current－sinking or the current－sourcing capability of the driver．
Inputs can be driven from either 3．3－V or 5－V devices．This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment．

The SN74LVC241A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．

## SN74LVC241A

## OCTAL BUFFER/DRIVER

FUNCTION TABLES

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| 10E | 1A |  |
| L | $H$ | $H$ |
| $L$ | $L$ | $L$ |
| $H$ | $X$ | $Z$ |


| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| 2OE | 2A | 2Y |
| $H$ | $H$ | $H$ |
| $H$ | L | L |
| L | $X$ | Z |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{I}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{CC}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\text {OH }}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{I} \mathrm{OL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |
|  | $\mathrm{l} \mathrm{OL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |
|  | $\mathrm{l} \mathrm{OL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | l O $=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger$ |  |  |  | 10 |  |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| tpd | A | Y |  |  |  |  | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ or OE | Y |  |  |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ or OE | Y |  |  |  |  | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ |  |  |  | pF |
|  |  | Outputs disabled |  |  |  |  |  |  |

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{V}$ c |
| tPHZ/tPZH $^{\text {d }}$ | Open |





NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 2 \times \mathrm{V}_{\text {CC }} \end{aligned}$ GND |



Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | 6 V |
| $\mathbf{t}_{\mathbf{P H Z}} / \mathbf{t P Z H}$ | GND |




VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZLL}^{2}$ and PZZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathbf{C =} 200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Package Options Include Shrink Small-Outline (DB), Plastic Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages


## description

This octal buffer/line driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC244A is organized as two 4-bit line drivers with separate output-enable ( $\overline{\mathrm{OE}})$ inputs. When $\overline{\mathrm{OE}}$ is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{C}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC244A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer) |  |
| :---: | :---: |
| INPUTS  OUTPUT <br> OE A Y <br> L H H <br> L L L <br> H X Z |  |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ..... -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$(see Notes 1 and 2)-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, IO ..... $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ..... $115^{\circ} \mathrm{C} / \mathrm{W}$
DW package ..... $97^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..... $128^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | § | § | § | § |  | 6.9 | 1.5 | 5.9 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 8.6 | 1.5 | 7.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 6.8 | 1.5 | 6.5 | ns |

§ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | § | § | 44 | pF |
|  |  | Outputs disabled | § |  | § | 2 |  |  |

§ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tPLZ $^{\text {tPZL }}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |





NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{f} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^26]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| tPLZ $^{\text {tPZL }}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZLL}^{2}$ and PZZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and DIPs (J)


## description

The SN54LVCH244A octal buffer/line driver is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVCH244A octal buffer/line driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices are organized as two 4-bit line drivers with separate output-enable ( $\overline{\mathrm{OE}})$ inputs. When $\overline{\mathrm{OE}}$ is low, these devices pass data from the $A$ inputs to the $Y$ outputs. When $\overline{O E}$ is high, the outputs are in the high-impedance state.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVCH244A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVCH244A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each buffer)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | $\mathbf{A}$ | $\mathbf{Y}$ |
| L | $H$ | $H$ |
| L | L | L |
| $H$ | $X$ | $Z$ |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)

|  |  |  | SN54LVCH244A |  | SN74LVCH244A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\overline{\mathrm{MIN}}$ | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 2 | 3.6 |  | 3.6 | V |
|  |  | Data retention only | 1.5 |  | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  |  |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  |  |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
|  | ut volt | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | , | 3 state | 0 | 5.5 | 0 | 5.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | -4 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | -8 | mA |
| IOH | High levelouput | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  |  |  | 4 |  |
| IO | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  |  |  | 8 | mA |
|  | Low-level output curent | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
IT This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVCH244A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | MIN MAX | MIN MAX |  |
| tpd | A | Y | 7.5 | $1 \quad 6.5$ | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | 9 | 18 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE | Y | 8 | 17 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVCH244A |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | $\dagger \quad \dagger$ | $\dagger$ | $\dagger$ |  | 6.9 | 1.5 | 5.9 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | $\dagger \quad \dagger$ | $\dagger$ | $\dagger$ |  | 8.6 | 1 | 7.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | $\dagger \quad \dagger$ | $\dagger$ | $\dagger$ |  | 6.8 | 1.5 | 5.8 | ns |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 47 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 2 | F |

$\dagger$ This information was not available at the time of publication.
PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{VCC}$ |
| ${ }_{\text {tPHZ }} /{ }^{\text {P }}$ PZH | Open |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
PULSE DURATION


NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $V_{C C}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=\mathbf{0}$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)


## description

This octal buffer/line driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC2244A is organized as two 4-bit line drivers with separate output-enable ( $\overline{\mathrm{OE}}$ ) inputs. When $\overline{\mathrm{OE}}$ is low, the device passes data from the A inputs to the Y outputs. When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance state.
The outputs, which are designed to sink up to 12 mA , include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC2244A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer) |
| :---: |
| INPUTS  OUTPUT <br> $\overline{\text { OE }}$ A Y <br> L $H$ H <br> L L L <br> H X $Z$ |

## SN74LVC2244A

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. -0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$
(see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$




Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ..................................... $115^{\circ} \mathrm{C} / \mathrm{W}$
DW package ........................................ $97^{\circ} \mathrm{C} / \mathrm{W}$
PW package ...................................... $128^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)



NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ +0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | § | § | § | § |  | 6.4 | 1.5 | 5.5 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 8.1 | 1 | 7.1 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 7.3 | 1.5 | 6.8 | ns |

§ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ +0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | § | § | 46 |  |
|  |  | Outputs disabled | § |  | § | 2 |  |

[^27]
## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and $\mathrm{t}_{\mathrm{PH}} \mathrm{Z}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^28]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\mathrm{pd}}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\quad \mathrm{TPLH}$ and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This octal bus transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC245A is designed for asynchronous communication between data buses. The device transmits data from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so the buses are effectively isolated.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\text { OE }}$ | DIR |  |
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolation |

## SN74LVC245A

## OCTAL BUS TRANSCEIVER

 WITH 3-STATE OUTPUTSlogic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)

$\qquad$

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\)

```

Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$
(see Notes 1 and 2) ................................................................ 0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

```



```

Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ............................................................ $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ....................................... 115º $\mathrm{C} / \mathrm{W}$
DW package ......................................... $97^{\circ} \mathrm{C} / \mathrm{W}$
PW package ........................................ $128^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

```
recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & MIN & MAX & UNIT \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & 1.65 & 3.6 & \multirow{2}{*}{V} \\
\hline & & Data retention only & 1.5 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & \(0.65 \times \mathrm{V}_{\mathrm{CC}}\) & & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow{3}{*}{Low-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & 0.7 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & Input voltage & & 0 & 5.5 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[b]{2}{*}{Output voltage} & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & \multirow[b]{2}{*}{V} \\
\hline & & 3 state & 0 & 5.5 & \\
\hline \multirow{4}{*}{\({ }^{\mathrm{IOH}}\)} & \multirow{4}{*}{High-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & -4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & -8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & \\
\hline \multirow{4}{*}{\({ }^{\text {IOL }}\)} & \multirow{4}{*}{Low-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & 4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & 8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & \\
\hline \(\Delta t / \Delta v\) & \multicolumn{2}{|l|}{Input transition rise or fall rate} & 0 & 10 & ns/V \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating free-air temperature & & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{2}{|c|}{TEST CONDITIONS} & \(\mathrm{V}_{\mathrm{Cc}}\) & MIN & TYPt MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\multirow{6}{*}{\(\mathrm{V}_{\mathrm{OH}}\)}} & \multicolumn{2}{|l|}{\({ }^{\text {I OH }}=-100 \mu \mathrm{~A}\)} & 1.65 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & \multirow{6}{*}{V} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-4 \mathrm{~mA}\)} & 1.65 V & 1.2 & & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-8 \mathrm{~mA}\)} & 2.3 V & 1.7 & & \\
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & \\
\hline & & & & 3 V & 2.4 & & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOH}=-24 \mathrm{~mA}\)} & 3 V & 2.2 & & \\
\hline \multicolumn{2}{|l|}{\multirow{5}{*}{\(\mathrm{V}_{\mathrm{OL}}\)}} & \multicolumn{2}{|l|}{\(\mathrm{IOL}=100 \mu \mathrm{~A}\)} & 1.65 V to 3.6 V & & 0.2 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OL}=4 \mathrm{~mA}\)} & 1.65 V & & 0.45 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & 0.7 & v \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{I} \mathrm{OL}=12 \mathrm{~mA}\)} & 2.7 V & & 0.4 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & & 0.55 & \\
\hline 1 & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{I}_{\text {ff }}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{l} \mathrm{Oz}^{\ddagger}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{ICC}} & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or GND & \multirow[b]{2}{*}{\(\mathrm{l} \mathrm{O}=0\)} & \multirow[t]{2}{*}{3.6 V} & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}\) § & & & & 10 & \\
\hline \multicolumn{2}{|l|}{\(\Delta \mathrm{C} C\)} & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & 2.7 V to 3.6 V & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 4 & pF \\
\hline \(\mathrm{C}_{\mathrm{io}}\) & A or B ports & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 5.5 & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) For I/O ports, the parameter IOZ includes the input leakage current.
§ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline tpd & A or B & B or A & 1 & I & I & I & & 7.3 & 1.5 & 6.3 & ns \\
\hline ten & OE & A or B & \| & 9 & I & I & & 9.5 & 1.5 & 8.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & A or B & 1 & 9 & I & 1 & & 8.5 & 1.7 & 7.5 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\#}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}

IT This information was not available at the time of publication.
\# Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{VCC}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{VCC}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{VCC}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per transceiver} & Outputs enabled & \multirow{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & I & I & 45 & \multirow[b]{2}{*}{pF} \\
\hline & & Outputs disabled & & I & I & 2 & \\
\hline
\end{tabular}

IT This information was not available at the time of publication.

\title{
PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)
}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathrm{CC}}\) \\
\(\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}\) & Open \\
\hline
\end{tabular}



NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
\[
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
\]

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \[
\begin{gathered}
\mathrm{t}_{\mathrm{pd}} \\
\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\
\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}
\end{gathered}
\] & \[
\begin{gathered}
\text { Open } \\
2 \times \mathrm{V}_{\text {CC }}
\end{gathered}
\]
GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(t_{P Z H}\) are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}\) & 6 V \\
\(\mathbf{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as \(\mathrm{t}_{\text {dis }}\).
F. \(\mathrm{tPZLL}^{2}\) and PZZH are the same as ten.
G. \(\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 3. Load Circuit and Voltage Waveforms
- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- All Outputs Have Equivalent 26- \(\Omega\) Series Resistors, So No External Resistors Are Required
- Typical \(\mathrm{V}_{\text {OLP }}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=\mathbf{0}\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

\section*{description}

This octal bus transceiver is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
The SN74LVCR2245A is designed for asynchronous communication between data buses. The device transmits data from the \(A\) bus to the \(B\) bus or from the \(B\) bus to the \(A\) bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( \(\overline{\mathrm{OE}}\) ) input can be used to disable the device so the buses are effectively isolated.
All outputs, which are designed to sink up to 12 mA , include equivalent \(26-\Omega\) resistors to reduce overshoot and undershoot.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.

To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVCR2245A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).
FUNCTION TABLE
\begin{tabular}{|cc|c|}
\hline \multicolumn{2}{|c|}{ INPUTS } & \multirow{2}{*}{ OPERATION } \\
\cline { 1 - 2 }\(\overline{\text { OE }}\) & DIR & \\
\hline L & L & B data to A bus \\
L & H & A data to B bus \\
H & X & Isolation \\
\hline
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

\section*{logic diagram (positive logic)}


To Seven Other Channels

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\[
\begin{aligned}
& \text { Voltage range applied to any output in the high-impedance or power-off state, } \mathrm{V}_{\mathrm{O}} \\
& \text { (see Note 1) } \\
& -0.5 \mathrm{~V} \text { to } 6.5 \mathrm{~V} \\
& \text { Voltage range applied to any output in the high or low state, } \mathrm{V}_{\mathrm{O}} \\
& \text { (see Notes } 1 \text { and 2) ............................................................... } 0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}
\end{aligned}
\]
\[
\begin{aligned}
& \text { Continuous current through } \mathrm{V}_{\mathrm{CC}} \text { or GND ........................................................ } \pm 100 \mathrm{~mA} \\
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 3): DB package } . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 115^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { DW package ....................................... } 97^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { PW package ........................................ } 128^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { Storage temperature range, } T_{\text {stg }} \\
& -65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \\
& \dagger \text { Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and } \\
& \text { functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not } \\
& \text { implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. } \\
& \text { NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. } \\
& \text { 2. The value of } \mathrm{V}_{\mathrm{CC}} \text { is provided in the recommended operating conditions table. } \\
& \text { 3. The package thermal impedance is calculated in accordance with JESD } 51 .
\end{aligned}
\]
recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & MIN & MAX & UNIT \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & 1.65 & 3.6 & \multirow{2}{*}{V} \\
\hline & & Data retention only & 1.5 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & \(0.65 \times \mathrm{V}_{\mathrm{CC}}\) & & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow{3}{*}{Low-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & 0.7 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & Input voltage & & 0 & 5.5 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[b]{2}{*}{Output voltage} & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & \multirow[t]{2}{*}{V} \\
\hline & & 3 state & 0 & 5.5 & \\
\hline \multirow{4}{*}{IOH} & \multirow{4}{*}{High-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & -2 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & -4 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -12 & \\
\hline \multirow{4}{*}{\({ }^{\text {IOL}}\)} & \multirow{4}{*}{Low-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & 2 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & 4 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 12 & \\
\hline \(\Delta t / \Delta v\) & \multicolumn{2}{|l|}{Input transition rise or fall rate} & 0 & 10 & ns/V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & \multicolumn{2}{|l|}{Operating free-air temperature} & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & & & \(\mathrm{V}_{\text {cc }}\) & MIN & TYPt MAX & \\
\hline \multicolumn{2}{|l|}{\multirow{7}{*}{\(\mathrm{V}_{\mathrm{OH}}\)}} & \multicolumn{2}{|l|}{\(\mathrm{I}^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}\)} & \multirow[t]{2}{*}{\[
\frac{1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}}{1.65 \mathrm{~V}}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}-0.2\)} & \multirow{7}{*}{V} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-2 \mathrm{~mA}\)} & & \multicolumn{2}{|l|}{1.2} & \\
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-4 \mathrm{~mA}\)}} & 2.3 V & \multicolumn{2}{|l|}{1.7} & \\
\hline & & & & 2.7 V & \multicolumn{2}{|l|}{2.2} & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOH}=-6 \mathrm{~mA}\)} & 3 V & \multicolumn{2}{|l|}{2.4} & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-8 \mathrm{~mA}\)} & 2.7 V & \multicolumn{2}{|l|}{2} & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-12 \mathrm{~mA}\)} & 3 V & \multicolumn{2}{|l|}{2} & \\
\hline \multicolumn{2}{|l|}{\multirow{7}{*}{\(\mathrm{V}_{\mathrm{OL}}\)}} & \multicolumn{2}{|l|}{\(\mathrm{IOL}=100 \mu \mathrm{~A}\)} & 1.65 V to 3.6 V & & 0.2 & \multirow{7}{*}{V} \\
\hline & & \(\mathrm{IOL}=2 \mathrm{~mA}\) & & 1.65 V & & 0.45 & \\
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOL}=4 \mathrm{~mA}\)}} & 2.3 V & & 0.7 & \\
\hline & & & & 2.7 V & & 0.4 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=6 \mathrm{~mA}\)} & 3 V & & 0.55 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}\)} & 2.7 V & & 0.6 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=12 \mathrm{~mA}\)} & 3 V & & 0.8 & \\
\hline 1 & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=0\) to 5.5 V} & 3.6 V & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{l}_{\text {off }}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz \({ }^{\ddagger}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{ICC}} & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND, & \multirow[b]{2}{*}{l} & \multirow[t]{2}{*}{3.6 V} & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}\) § & & & & 10 & \\
\hline \multicolumn{2}{|l|}{\({ }^{\text {II }} \mathrm{CC}\)} & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & 2.7 V to 3.6 V & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 4 & pF \\
\hline \(\mathrm{C}_{\text {io }}\) & A or B ports & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or GND} & 3.3 V & & 5.5 & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) For I/O ports, the parameter IOZ includes the input leakage current.
§ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline tpd & A or B & B or A & 1 & 9 & I & 1 & & 7.3 & 1.5 & 6.3 & ns \\
\hline ten & \(\overline{\mathrm{OE}}\) & A or B & I & 1 & I & I & & 9.5 & 1.5 & 8.2 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & A or B & 1 & 1 & 1 & 1 & & 8.5 & 1.7 & 7.8 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\text {\# }}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}

TThis information was not available at the time of publication.
\# Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{VCC}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{VCC}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per transceiver} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 48 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 4 & \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.

\title{
PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)
}



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES
\begin{tabular}{|c|c|}
\hline TEST & \(\mathbf{S 1}\) \\
\hline \(\mathrm{t}_{\text {pd }}\) & Open \\
\(\mathrm{tPLZ}^{/ \mathrm{t}_{\mathrm{PZL}}}\) & \(2 \times \mathrm{V}_{\mathrm{CC}}\) \\
\(\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}\) & Open \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS PULSE DURATION


\footnotetext{
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
}

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as \(\mathrm{t}_{\text {dis }}\).
F. tPZL and tPZH are the same as ten.
G. \(\mathrm{tpLH}^{\text {and }} \mathrm{tPHL}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 1. Load Circuit and Voltage Waveforms

\title{
PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}\)
}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(t_{\text {pd }}\) & Open \\
\hline tPLZ/tPZL & \(2 \times \mathrm{V}\) CC \\
\hline tPHZ/tPZH & GND \\
\hline
\end{tabular}

Timing
Input


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION



> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\mathrm{t}_{\mathrm{PLH}}\) and \(\mathrm{t}_{\mathrm{PHL}}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline tpd & Open \\
\hline \({ }^{\text {tPLZ }}\) /tPZL & 6 V \\
\hline tPHZ/tPZH & GND \\
\hline
\end{tabular}

VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES:
A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and \(\mathrm{tPHZ}^{2}\) are the same as \(\mathrm{t}_{\text {dis }}\).
F. tpZL and tPZH are the same as ten.
G. tpLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms
- EPIC \({ }^{\text {TM }}\) (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and DIPs (J)

\section*{description}

The SN54LVCH245A octal bus transceiver is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVCH245A octal bus transceiver is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.

These devices are designed for asynchronous communication between data buses. These devices transmit data from the \(A\) bus to the \(B\) bus or from the \(B\) bus to the \(A\) bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( \(\overline{\mathrm{OE}}\) ) input can be used to disable the device so the buses are effectively isolated.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{C}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN54LVCH245A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVCH245A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).

FUNCTION TABLE
\begin{tabular}{|cc|c|}
\hline \multicolumn{2}{|c|}{ INPUTS } & \multirow{2}{*}{ OPERATION } \\
\cline { 1 - 2 }\(\overline{\mathrm{OE}}\) & DIR & \\
\hline L & L & B data to A bus \\
L & H & A data to B bus \\
H & X & Isolation \\
\hline
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{SN54LVCH245A} & \multicolumn{2}{|r|}{SN74LVCH245A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & \multirow[t]{2}{*}{MIN} & MAX & & MAX & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & & 3.6 & 1.65 & 3.6 & \multirow{2}{*}{V} \\
\hline & & Data retention only & \multicolumn{2}{|l|}{1.5} & \multicolumn{2}{|l|}{1.5} & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & \multicolumn{2}{|l|}{\(0.65 \times \mathrm{V}_{\mathrm{CC}}\)} & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & 2 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & & 0.7 & V \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & Input voltage & & 0 & 5.5 & 0 & 5.5 & V \\
\hline & & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline & Output voltage & 3 state & 0 & 5.5 & 0 & 5.5 & V \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & -4 & \\
\hline & High-level output current & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & -8 & mA \\
\hline Ior & High-leveloutput current & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & & -24 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & 4 & \\
\hline IO & Low-level output current & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & 8 & mA \\
\hline IOL & Low-leveloutput curent & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & & 24 & \\
\hline \(\Delta t / \Delta v\) & Input transition rise or fall rate & & 0 & 10 & 0 & 10 & ns/V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating free-air temperature & & -55 & 125 & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
NOTE 4: All unused control inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This information was not available at the time of publication.
\(\S\) This is the bus-hold maximum dynamic current required to switch the input from one state to another.
If For I/O ports, the parameter loz includes the input leakage current.
\# This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{3}{|l|}{SN54LVCH245A} & \multirow{3}{*}{UNIT} \\
\hline & & & \(\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}\) & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN MAX & MIN & MAX & \\
\hline tpd & A or B & B or A & 8 & 1 & 7 & ns \\
\hline \(t_{\text {en }}\) & OE & A or B & 9.5 & 1 & 8.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & A or B & 8.5 & 1 & 7.5 & ns \\
\hline
\end{tabular}
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{8}{|c|}{SN74LVCH245A} & \multirow{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline tpd & A or B & B or A & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.3 & 1.5 & 6.3 & ns \\
\hline \(\mathrm{t}_{\text {en }}\) & \(\overline{\mathrm{OE}}\) & A or B & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 9.5 & 1.5 & 8.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & A or B & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8.5 & 1.7 & 7.5 & ns \\
\hline \(\mathrm{t}_{\text {sk }(0)^{\ddagger}}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
\(\ddagger\) Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per transceiver} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 47 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 2 & pF \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) This information was not available at the time of publication.
}
PARAMETER MEASUREMENT INFORMATION
\(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline tpd & Open \\
\hline tPLZ/tPZL & \(2 \times \mathrm{VCC}\) \\
\hline \({ }_{\text {tPHZ }} /{ }^{\text {P }}\) PZH & Open \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\boldsymbol{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and \(\mathrm{tPHZ}^{2}\) are the same as \(\mathrm{t}_{\text {dis }}\).
F. tpZL and tpZH are the same as ten.
G. \(\operatorname{tPLH}\) and tPHL are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 1. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}\)}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND \(3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(t_{P L H}\) and \(t_{P H L}\) are the same as \(t_{p d}\).

Figure 3. Load Circuit and Voltage Waveforms

\section*{SN54LVC373A, SN74LVC373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS \\ SCAS295J - JANUARY 1993 - REVISED JUNE 1998}
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical \(\mathrm{V}_{\text {OLP }}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Outputs, Permitting Live Insertion
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and DIPs (J)

\section*{description}

The SN54LVC373A octal transparent D-type latch is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVC373A octal transparent D-type latch

SN54LVC373A... J OR W PACKAGE
SN74LVC373A ... DB, DW, OR PW PACKAGE
(TOP VIEW)


SN54LVC373A . . . FK PACKAGE (TOP VIEW)
 is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
While the latch-enable (LE) input is high, the \(Q\) outputs follow the data ( \(D\) ) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable ( \(\overline{\mathrm{OE}}\) ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
\(\overline{\mathrm{OE}}\) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{C}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVC373A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVC373A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).

FUNCTION TABLE
(each latch)
\begin{tabular}{|ccc|c|}
\hline \multicolumn{3}{|c|}{ INPUTS } & \\
\cline { 1 - 3 } \(\mathbf{O E}\) & OUTPUT \\
LE & D & Q \\
\hline L & \(H\) & \(H\) & \(H\) \\
L & \(H\) & L & L \\
L & L & \(X\) & \(Q_{0}\) \\
\(H\) & \(X\) & \(X\) & \(Z\) \\
\hline
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


\title{
SN54LVC373A, SN74LVC373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{SN54LVC373A} & \multicolumn{2}{|r|}{SN74LVC373A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & \multirow[t]{2}{*}{MIN} & MAX & \multirow[t]{2}{*}{\[
\frac{\text { MIN }}{1.65}
\]} & MAX & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & & 3.6 & & 3.6 & \multirow{2}{*}{V} \\
\hline & & Data retention only & \multicolumn{2}{|l|}{1.5} & \multicolumn{2}{|l|}{1.5} & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & \multicolumn{2}{|l|}{\(0.65 \times \mathrm{V}_{\mathrm{CC}}\)} & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & & 0.7 & V \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & Input voltage & & 0 & 5.5 & & 5.5 & V \\
\hline & & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & & \(\mathrm{V}_{\text {CC }}\) & \\
\hline & Output voltage & 3 state & 0 & 5.5 & & 5.5 & V \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & -4 & \\
\hline & High-level output current & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & -8 & mA \\
\hline Ior & High-level output current & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & & -24 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & 4 & \\
\hline 10 & Low-level output current & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & 8 & mA \\
\hline IOL & Low-level output curent & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & & 24 & \\
\hline \(\Delta t / \Delta v\) & Input transition rise or fall rate & & 0 & 10 & & 10 & ns/V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating free-air temperature & & -55 & 125 & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} & \multirow[b]{2}{*}{\(V_{C C}\)} & \multicolumn{3}{|c|}{SN54LVC373A} & \multicolumn{3}{|c|}{SN74LVC373A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & TYP† & MAX & MIN & TYP† & MAX & \\
\hline \multirow{7}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & \multirow{7}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & & & & \\
\hline & \(\mathrm{OH}=-4 \mathrm{~mA}\) & & 1.65 V & & & & 1.2 & & & \\
\hline & \(\mathrm{OH}=-8 \mathrm{~mA}\) & & 2.3 V & & & & 1.7 & & & \\
\hline & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & & 2.2 & & & \\
\hline & & & 3 V & 2.4 & & & 2.4 & & & \\
\hline & \(\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}\) & & 3 V & 2.2 & & & 2.2 & & & \\
\hline \multirow{6}{*}{VOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOL}=100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & & & 0.2 & \multirow{6}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & & & 0.2 & \multicolumn{3}{|l|}{} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=4 \mathrm{~mA}\)} & 1.65 V & & & & \multicolumn{3}{|r|}{0.45} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & & & \multicolumn{3}{|r|}{0.7} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=12 \mathrm{~mA}\)} & 2.7 V & & & 0.4 & & & 0.4 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & & & 0.55 & \multicolumn{3}{|r|}{0.55} & \\
\hline 1 & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & \multicolumn{3}{|r|}{\(\pm 5\)} & \multicolumn{3}{|r|}{\(\pm 5\)} & \(\mu \mathrm{A}\) \\
\hline loff & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & & & \multicolumn{3}{|r|}{\(\pm 10\)} & \(\mu \mathrm{A}\) \\
\hline l O & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 15\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{ICC} & \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND & \multirow[b]{2}{*}{\(\mathrm{I}=0\)} & \multirow[t]{2}{*}{3.6 V} & & & 10 & & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger\) & & & & & 10 & & & 10 & \\
\hline \({ }^{\Delta I} \mathrm{CC}\) & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & 2.7 V to 3.6 V & & & 500 & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 4 & 12 & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 5.5 & 12 & & 5.5 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V} \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{4}{|c|}{SN54LVC373A} & \multirow{3}{*}{UNIT} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{t}_{\text {w }}\) & Pulse duration, LE high & 3.3 & & 3.3 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time, data before LE \(\downarrow\) & 2 & & 2 & & ns \\
\hline \(\mathrm{th}^{\text {h }}\) & Hold time, data after LE \(\downarrow\) & 2 & & 2 & & ns \\
\hline
\end{tabular}
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

\(\dagger\) This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{SN54LVC373A} & \multirow{3}{*}{UNIT} \\
\hline & & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{VCC}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & D & \multirow[b]{2}{*}{Q} & 8.5 & 1 & 7.5 & \multirow[b]{2}{*}{ns} \\
\hline & LE & & 9.5 & 1 & 8.5 & \\
\hline \(t_{\text {en }}\) & \(\overline{\mathrm{OE}}\) & Q & 8.7 & 1 & 7.7 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & OE & Q & 8 & 0.5 & 7 & ns \\
\hline
\end{tabular}
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{8}{|c|}{SN74LVC373A} & \multirow{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & D & \multirow[b]{2}{*}{Q} & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.8 & 1.5 & 6.8 & \multirow[b]{2}{*}{ns} \\
\hline & LE & & \(\dagger\) & † & \(\dagger\) & \(\dagger\) & & 8.2 & 2 & 7.6 & \\
\hline ten & \(\overline{\mathrm{OE}}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8.7 & 1.5 & 7.7 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.6 & 1.5 & 7 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
\(\ddagger\) Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per latch} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 46 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 3 & \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) This information was not available at the time of publication.
}


\section*{PARAMETER MEASUREMENT INFORMATION}
\[
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
\]

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and \(\mathrm{t}_{\mathrm{PHL}}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 3. Load Circuit and Voltage Waveforms
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and DIPs (J)

\section*{description}

The SN54LVC374A octal edge-triggered D-type flip-flop is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVC374A octal edge-triggered D-type flip-flop is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
These devices feature 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable ( \(\overline{\mathrm{OE}}\) ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
\(\overline{\mathrm{OE}}\) does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.

\section*{description (continued)}

To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVC374A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVC374A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).
\begin{tabular}{c}
\(c\) \\
\multicolumn{3}{c}{ FUNCTION TABLE } \\
(each flip-flop)
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

\section*{logic diagram (positive logic)}


\title{
SN54LVC374A, SN74LVC374A \\ OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

```

Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - . . . V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Notes 1 and 2)
-0.5 V to V
Input clamp current, lIK (V \ 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Output clamp current, IOK (}\mp@subsup{\textrm{V}}{\textrm{O}}{< 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 50 mA
Continuous output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous current through V VC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }100\mathrm{ . mA

```

```

    DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
    PW package . ...................................... . 128*C/W
    Storage temperature range, }\mp@subsup{T}{\mathrm{ stg}}{
-65*}\textrm{C}\mathrm{ to }15\mp@subsup{0}{}{\circ}\textrm{C
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

```
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} & \multirow[b]{2}{*}{\(V_{C C}\)} & \multicolumn{3}{|c|}{SN54LVC374A} & \multicolumn{3}{|c|}{SN74LVC374A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & TYP† & MAX & MIN & TYP† & MAX & \\
\hline \multirow{7}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & \multirow{7}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & & & & \\
\hline & \(\mathrm{OH}=-4 \mathrm{~mA}\) & & 1.65 V & & & & 1.2 & & & \\
\hline & \(\mathrm{OH}=-8 \mathrm{~mA}\) & & 2.3 V & & & & 1.7 & & & \\
\hline & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & & 2.2 & & & \\
\hline & & & 3 V & 2.4 & & & 2.4 & & & \\
\hline & \(\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}\) & & 3 V & 2.2 & & & 2.2 & & & \\
\hline \multirow{6}{*}{VOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOL}=100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & & & 0.2 & \multirow{6}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & & & 0.2 & \multicolumn{3}{|l|}{} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=4 \mathrm{~mA}\)} & 1.65 V & & & & & & 0.45 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & & & & & 0.7 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=12 \mathrm{~mA}\)} & 2.7 V & & & 0.4 & & & 0.4 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & & & 0.55 & & & 0.55 & \\
\hline 1 & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 5\) & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline loff & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & & & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline l O & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 15\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{ICC} & \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND & \multirow[b]{2}{*}{\(\mathrm{I}=0\)} & \multirow[t]{2}{*}{3.6 V} & & & 10 & & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger\) & & & & & 10 & & & 10 & \\
\hline \({ }^{\Delta I} \mathrm{CC}\) & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(V_{C C}\) or GND} & 2.7 V to 3.6 V & & & 500 & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 4 & 12 & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 5.5 & 12 & & 5.5 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V} \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{4}{|c|}{SN54LVC374A} & \multirow{3}{*}{UNIT} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency & & 80 & & 100 & MHz \\
\hline \(t_{\text {w }}\) & Pulse duration, CLK high or low & 3.3 & & 3.3 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time, data before CLK \(\uparrow\) & 2 & & 2 & & ns \\
\hline th & Hold time, data after CLK \(\uparrow\) & 1.5 & & 1.5 & & ns \\
\hline
\end{tabular}
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{4}{|c|}{SN74LVC374A} & \multirow{3}{*}{UNIT} \\
\hline & & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & \[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \\
\hline & & MIN MAX & MIN MAX & MIN MAX & MIN MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency & \(\dagger\) & \(\dagger\) & 80 & 100 & MHz \\
\hline \(\mathrm{t}_{\text {w }}\) & Pulse duration, CLK high or low & \(\dagger\) & \(\dagger\) & 3.3 & 3.3 & ns \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time, data before CLK \(\uparrow\) & \(\dagger\) & \(\dagger\) & 2 & 2 & ns \\
\hline th & Hold time, data after CLK \(\uparrow\) & \(\dagger\) & \(\dagger\) & 1.5 & 1.5 & ns \\
\hline
\end{tabular}
\({ }^{\dagger}\) This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{3}{|l|}{SN54LVC374A} & \multirow{3}{*}{UNIT} \\
\hline & & & \(\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}\) & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{VCC}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN MAX & MIN & MAX & \\
\hline \({ }_{\text {f max }}\) & & & 80 & 100 & & MHz \\
\hline tpd & CLK & Q & 9.5 & 1 & 8.5 & ns \\
\hline ten & \(\overline{\mathrm{OE}}\) & Q & 9.5 & 1 & 8.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Q & 8 & 1 & 7 & ns \\
\hline
\end{tabular}
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{8}{|c|}{SN74LVC374A} & \multirow{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{VCC}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {max }}\) & & & \(\dagger\) & & \(\dagger\) & & 80 & & 100 & & MHz \\
\hline tpd & CLK & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8.1 & 1.5 & 7 & ns \\
\hline ten & \(\overline{O E}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8.5 & 1.5 & 7.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.1 & 1.5 & 6.5 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
\(\ddagger\) Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per flip-flop} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 54.5 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 13.5 & pF \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) This information was not available at the time of publication.
}


\section*{PARAMETER MEASUREMENT INFORMATION}
\[
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
\]

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{d i s}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(V_{C C}=2.7 \mathrm{~V}\) AND \(3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and \(\mathrm{t}_{\mathrm{PHL}}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 3. Load Circuit and Voltage Waveforms
- EPIC \({ }^{\text {TM }}\) (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical \(\mathrm{V}_{\mathrm{OLP}}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

\section*{description}

The SN54LVC540A octal buffer/driver is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVC540A octal buffer/driver is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
These devices are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.
The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( \(\overline{\mathrm{OE}}\) or \(\overline{\mathrm{OE} 2}\) ) input is high, all outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54LVC540A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVC540A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).
\begin{tabular}{|ccc|c|}
\multicolumn{4}{c}{ FUNCTION TABLE } \\
\hline \multicolumn{3}{|c|}{ INPUTS } & OUTPUT \\
\cline { 1 - 3 } OE1 & OE2 & A & Y \\
\hline L & L & L & H \\
L & L & H & L \\
H & X & X & Z \\
X & H & X & Z \\
\hline
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
```

Supply voltage range, 爯C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 6.5 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - . . . V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Notes 1 and 2)
-0.5 V to V
Input clamp current, lIK (V \ 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Output clamp current, IOK ( }\mp@subsup{\textrm{V}}{\textrm{O}}{<0}0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 50 mA
Continuous output current, lO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous current through V VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
Package thermal impedance, 盾A (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 . . C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 . C/W/W
PW package . ...................................... . 128*C/W
Storage temperature range, }\mp@subsup{T}{\mathrm{ stg }}{
-65*}\textrm{C}\mathrm{ to }15\mp@subsup{0}{}{\circ}\textrm{C
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

```
recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{2}{|l|}{SN54LVC540A} & \multicolumn{2}{|r|}{SN74LVC540A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & 2 & 3.6 & 1.65 & 3.6 & \multirow[t]{2}{*}{V} \\
\hline & & Data retention only & 1.5 & & 1.5 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & \(0.65 \times \mathrm{V}\) & & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & 2 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow{3}{*}{Low-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & & 0.7 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & \multicolumn{2}{|l|}{Input voltage} & 0 & 5.5 & 0 & 5.5 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & utput volta & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & 0 & \(\mathrm{V}_{\text {CC }}\) & \multirow[t]{2}{*}{V} \\
\hline & tput voltag & 3 state & 0 & 5.5 & 0 & 5.5 & \\
\hline \multirow{4}{*}{\({ }^{\mathrm{I}} \mathrm{H}\)} & \multirow{4}{*}{High-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & -4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & -8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & & -24 & \\
\hline \multirow{4}{*}{\({ }^{\text {IOL}}\)} & \multirow{4}{*}{Low-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & 4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & 8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & & 24 & \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating free-air temper & & -55 & 125 & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{Cc}}\)} & \multicolumn{3}{|c|}{SN54LVC540A} & \multicolumn{3}{|c|}{SN74LVC540A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & TYP \(\dagger\) & MAX & MIN & TYP† & MAX & \\
\hline \multirow{7}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & \(\mathrm{V}_{\mathrm{CC}}{ }^{-0}\) & & & \multirow{7}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & & & & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{OH}=-4 \mathrm{~mA}\)} & 1.65 V & & & & 1.2 & & & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{OH}=-8 \mathrm{~mA}\)} & 2.3 V & & & & 1.7 & & & \\
\hline & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & & 2.2 & & & \\
\hline & & & 3 V & 2.4 & & & 2.4 & & & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{I}^{\prime} \mathrm{OH}=-24 \mathrm{~mA}\)} & 3 V & 2.2 & & & 2.2 & & & \\
\hline \multirow{6}{*}{VOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{lOL}=100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & & & 0.2 & \multirow{6}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & & & 0.2 & & & & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=4 \mathrm{~mA}\)} & 1.65 V & & & & & & 0.45 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{l}^{\mathrm{OL}}=8 \mathrm{~mA}\)} & 2.3 V & & & & & & 0.7 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=12 \mathrm{~mA}\)} & 2.7 V & & & 0.4 & & & 0.4 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & & & 0.55 & & & 0.55 & \\
\hline 1 & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 5\) & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \(l_{\text {off }}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & & & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline l O & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 15\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{ICC} & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND & \multirow[b]{2}{*}{\(\mathrm{O}=0\)} & \multirow[b]{2}{*}{3.6 V} & & & 10 & & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger\) & & & & & 10 & & & 10 & \\
\hline \({ }^{\Delta I} \mathrm{CC}\) & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(V_{C C}\) or GND} & 2.7 V to 3.6 V & & & 500 & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}\) or GND} & 3.3 V & & 4 & & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 5.5 & & & 5.5 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V} \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{3}{|l|}{SN54LVC540A} & \multirow{3}{*}{UNIT} \\
\hline & & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN MAX & MIN & MAX & \\
\hline tpd & A & Y & 7.1 & 1 & 5.3 & ns \\
\hline ten & \(\overline{\mathrm{OE}}\) & Y & 8 & 1 & 6.6 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & OE & Y & 8.2 & 1 & 7.4 & ns \\
\hline
\end{tabular}
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{8}{|c|}{SN74LVC540A} & \multirow{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline tpd & A & Y & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.1 & 1.4 & 5.3 & ns \\
\hline \(t_{\text {en }}\) & \(\overline{\mathrm{OE}}\) & Y & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8 & 1.1 & 6.6 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Y & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8.2 & 1.8 & 7.4 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
\(\ddagger\) Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{VCC}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{VCC}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per buffer/driver} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 31 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 3 & pF \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.

\title{
PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)
}

\begin{tabular}{|c|c|}
\hline TEST & \(\mathbf{S 1}\) \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathbf{t}_{\mathbf{P H Z}} / \mathrm{tPZH}^{2}\) & Open \\
\hline
\end{tabular}




NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \[
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
\]}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as \(\mathrm{t}_{\mathrm{en}}\).
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(t_{P L H}\) and \(t_{P H L}\) are the same as \(t_{p d}\).

Figure 3. Load Circuit and Voltage Waveforms
- EPIC \({ }^{\text {TM }}\) (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical \(\mathrm{V}_{\mathrm{OLP}}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

\section*{description}

The SN54LVC541A octal buffer/driver is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVC541A octal buffer/driver is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
The 'LVC541A devices are ideal for driving bus lines or buffering memory address registers.
These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.
The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output enable ( \(\overline{\mathrm{OE} 1}\) or \(\overline{\mathrm{OE} 2}\) ) input is high, all eight outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{Cc}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.
The SN54LVC541A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVC541A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).
\begin{tabular}{|ccc|c|}
\multicolumn{3}{c|}{ FUNCTION TABLE } \\
\hline \multicolumn{3}{|c|}{ INPUTS } & OUTPUT \\
\cline { 1 - 3 } OE1 & \(\overline{\text { OE2 }}\) & A & Y \\
\hline L & L & L & L \\
L & L & H & H \\
H & X & X & Z \\
X & H & X & Z \\
\hline
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
```

Supply voltage range, 爯C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - . .5 V to 6.5 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - . . . V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Notes 1 and 2)
-0.5 V to V
Input clamp current, lIK (V \ 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Output clamp current, IOK ( }\mp@subsup{\textrm{V}}{\textrm{O}}{<0}0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 50 mA
Continuous output current, lO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous current through V VC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }100\mathrm{ . mA
Package thermal impedance, 盾A (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 . . C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 . C/W/W
PW package . ...................................... . 128*C/W
Storage temperature range, }\mp@subsup{T}{\mathrm{ stg }}{
-65*}\textrm{C}\mathrm{ to }15\mp@subsup{0}{}{\circ}\textrm{C
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

```
recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{2}{|l|}{SN54LVC541A} & \multicolumn{2}{|r|}{SN74LVC541A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & 2 & 3.6 & 1.65 & 3.6 & \multirow[t]{2}{*}{V} \\
\hline & & Data retention only & 1.5 & & 1.5 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & \(0.65 \times \mathrm{V}\) & & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & 2 & & \\
\hline \multirow{3}{*}{VIL} & \multirow{3}{*}{Low-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & & 0.7 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & \multicolumn{2}{|l|}{Input voltage} & 0 & 5.5 & 0 & 5.5 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & utput volta & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & 0 & \(\mathrm{V}_{\text {CC }}\) & \multirow[t]{2}{*}{V} \\
\hline & tput voltag & 3 state & 0 & 5.5 & 0 & 5.5 & \\
\hline \multirow{4}{*}{\({ }^{\mathrm{I}} \mathrm{H}\)} & \multirow{4}{*}{High-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & -4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & -8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & & -24 & \\
\hline \multirow{4}{*}{\({ }^{\text {IOL}}\)} & \multirow{4}{*}{Low-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & 4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & 8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & & 24 & \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating free-air temper & & -55 & 125 & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{Cc}}\)} & \multicolumn{3}{|c|}{SN54LVC541A} & \multicolumn{3}{|c|}{SN74LVC541A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & TYP \(\dagger\) & MAX & MIN & TYP† & MAX & \\
\hline \multirow{7}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & \(\mathrm{V}_{\mathrm{CC}}-0\) & & & \multirow{7}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & & & & \\
\hline & \(\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}\) & & 1.65 V & & & & 1.2 & & & \\
\hline & \(\mathrm{OH}=-8 \mathrm{~mA}\) & & 2.3 V & & & & 1.7 & & & \\
\hline & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & & 2.2 & & & \\
\hline & & & 3 V & 2.4 & & & 2.4 & & & \\
\hline & \(\mathrm{OH}=-24 \mathrm{~mA}\) & & 3 V & 2.2 & & & 2.2 & & & \\
\hline \multirow{6}{*}{VOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOL}=100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & & & 0.2 & \multirow{6}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & \multicolumn{3}{|r|}{0.2} & & & & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=4 \mathrm{~mA}\)} & 1.65 V & & & & & & 0.45 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & & & & & 0.7 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=12 \mathrm{~mA}\)} & 2.7 V & & & 0.4 & & & 0.4 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & & & 0.55 & & & 0.55 & \\
\hline 1 & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 5\) & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \(l_{\text {off }}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & & & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline l O & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 15\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{\({ }^{\text {ICC }}\)} & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND & \multirow[b]{2}{*}{\(\mathrm{O}=0\)} & \multirow[b]{2}{*}{3.6 V} & & & 10 & & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger\) & & & & & 10 & & & 10 & \\
\hline \({ }^{\Delta I} \mathrm{CC}\) & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(V_{C C}\) or GND} & 2.7 V to 3.6 V & & & 500 & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}\) or GND} & 3.3 V & & 4 & & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 5.5 & & & 5.5 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V} \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{SN54LVC541A} & \multirow{3}{*}{UNIT} \\
\hline & & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \\
\hline & & & MIN MAX & MIN MAX & \\
\hline tpd & A & Y & 5.6 & \(1 \quad 5.1\) & ns \\
\hline ten & \(\overline{\mathrm{OE}}\) & Y & 7.5 & 17 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Y & 7.7 & 17 & ns \\
\hline
\end{tabular}
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{8}{|c|}{SN74LVC541A} & \multirow{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline tpd & A & Y & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 5.6 & 1.5 & 5.1 & ns \\
\hline ten & \(\overline{\mathrm{OE}}\) & Y & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.5 & 1.5 & 7 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Y & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.7 & 1.5 & 7 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
\(\ddagger\) Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\hline \mathrm{VCC}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{VCC}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{VCC}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per buffer/driver} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 33 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 2 & \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.

\title{
PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)
}

\begin{tabular}{|c|c|}
\hline TEST & \(\mathbf{S 1}\) \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathbf{t}_{\mathbf{P H Z}} / \mathrm{tPZH}^{2}\) & Open \\
\hline
\end{tabular}




NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}\)}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathrm{t}_{\text {pd }}\) & Open \\
\(\mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}\) & 6 V \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(t_{P L H}\) and \(t_{P H L}\) are the same as \(t_{p d}\).

Figure 3. Load Circuit and Voltage Waveforms
- EPIC \({ }^{\text {TM }}\) (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical \(\mathrm{V}_{\mathrm{OLP}}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)
\begin{tabular}{|c|c|c|}
\hline LEBA \({ }^{1}\) & & 4] \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline OEBA \({ }^{\text {a }}\) & 23 & CEBA \\
\hline A1 3 & 22 & ( B1 \\
\hline A2 4 & 21 & 1] B 2 \\
\hline A3[5 & 20 & В3 \\
\hline A4 6 & 19 & ( B4 \\
\hline A5 7 & 18 & B5 \\
\hline A6 8 & 17 & (1) \({ }^{\text {c }}\) \\
\hline A7 9 & 16 & [ B7 \\
\hline A8 10 & 15 & - B8 \\
\hline CEAB 11 & 14 & \(4] \overline{\text { LEAB }}\) \\
\hline GND[12 & 13 & 3] \(\overline{O E A B}\) \\
\hline
\end{tabular}

\section*{description}

This octal registered transceiver is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
The SN74LVC543A contains two sets of D -type latches for temporary storage of data flowing in either direction. Separate latch-enable ( \(\overline{\mathrm{LEAB}}\) or \(\overline{\mathrm{LEBA}}\) ) and output-enable ( \(\overline{\mathrm{OEAB}}\) or \(\overline{\mathrm{OEBA}}\) ) inputs are provided for each register to permit independent control in either direction of data flow.
The A-to-B enable ( \(\overline{\mathrm{CEAB}})\) input must be low to enter data from \(A\) or to output data from \(B\). If \(\overline{\mathrm{CEAB}}\) is low and \(\overline{\mathrm{LEAB}}\) is low, the \(A\)-to- \(B\) latches are transparent; a subsequent low-to-high transition of \(\overline{\mathrm{LEAB}}\) places the \(A\) latches in the storage mode. With \(\overline{C E A B}\) and \(\overline{O E A B}\) both low, the 3 -state \(B\) outputs are active and reflect the data present at the output of the \(A\) latches. Data flow for \(B\) to \(A\) is similar to that of \(A\) to \(B\), but uses \(\overline{C E B A}, \overline{L E B A}\), and OEBA.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.
The SN74LVC543A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).
\begin{tabular}{c}
\multicolumn{4}{c|}{ FUNCTION TABLE \(\dagger\)} \\
\begin{tabular}{|cccc|c|}
\hline \multicolumn{4}{c|}{ INPUTS } & \\
\hline OUTPUT \\
B \\
\hline CEAB & \(\overline{\text { LEAB }}\) & \(\overline{\text { OEAB }}\) & A & \\
\hline H & X & X & X & Z \\
X & X & H & X & Z \\
L & H & L & X & \(\mathrm{B}_{0} \ddagger\) \\
L & L & L & L & L \\
L & L & L & H & H \\
\hline
\end{tabular}
\end{tabular}
\(\dagger\) A-to-B data flow is shown; B -to-A flow control is the same except that it uses \(\overline{\mathrm{CEBA}}, \overline{\mathrm{LEBA}}\), and \(\overline{\mathrm{OEBA}}\).
\(\ddagger\) Output level before the indicated steady-state input conditions were established

\section*{logic symbol§}

§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

\section*{logic diagram (positive logic)}


\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) : (see Note 1) ...................................................... -0.5 V to 6.5 V

Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)





Package thermal impedance, \(\theta_{\mathrm{JA}}\) (see Note 3): DB package ...................................... \(104^{\circ} \mathrm{C} / \mathrm{W}\)
DW package ....................................... \(81^{\circ} \mathrm{C} / \mathrm{W}\)
PW package ....................................... \(120^{\circ} \mathrm{C} / \mathrm{W}\)

\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

\section*{recommended operating conditions (see Note 4)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & MIN & MAX & UNIT \\
\hline & Supply voltage & Operating & 1.65 & 3.6 & V \\
\hline cc & Supply volage & Data retention only & 1.5 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & \(0.65 \times \mathrm{V}_{\mathrm{C}}\) & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & 1.7 & & v \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & 0.7 & v \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & Input voltage & & 0 & 5.5 & V \\
\hline & tpu & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & \\
\hline & tput volage & 3 state & 0 & 5.5 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & -4 & \\
\hline 1 OH & High-level output current & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & -8 & mA \\
\hline Ion & High-level ouput current & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & 4 & \\
\hline lo & Low-level output current & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & 8 & mA \\
\hline IOL & Low-level output curent & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & \\
\hline \(\Delta t / \Delta v\) & Input transition rise or fall rate & & 0 & 10 & ns/V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating free-air temperature & & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{2}{|c|}{TEST CONDITIONS} & \(\mathrm{V}_{\mathrm{Cc}}\) & MIN & TYP† & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\multirow{6}{*}{\(\mathrm{V}_{\mathrm{OH}}\)}} & \multicolumn{2}{|l|}{\(\mathrm{I} \mathrm{OH}=-100 \mu \mathrm{~A}\)} & 1.65 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}{ }^{-0}\) & & & \multirow{6}{*}{V} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-4 \mathrm{~mA}\)} & 1.65 V & 1.2 & & & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-8 \mathrm{~mA}\)} & 2.3 V & 1.7 & & & \\
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & & \\
\hline & & & & 3 V & 2.4 & & & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOH}=-24 \mathrm{~mA}\)} & 3 V & 2.2 & & & \\
\hline \multicolumn{2}{|l|}{\multirow{5}{*}{\(\mathrm{V}_{\mathrm{OL}}\)}} & \multicolumn{2}{|l|}{\(\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}\)} & 1.65 V to 3.6 V & & & 0.2 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=4 \mathrm{~mA}\)} & 1.65 V & & & 0.45 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & & 0.7 & V \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{I} \mathrm{OL}=12 \mathrm{~mA}\)} & 2.7 V & & & 0.4 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & & & 0.55 & \\
\hline 1 & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(l_{\text {off }}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{l} \mathrm{Oz}^{\ddagger}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{ICC}} & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or GND & \multirow[b]{2}{*}{\(\mathrm{l} \mathrm{O}=0\)} & \multirow[t]{2}{*}{3.6 V} & & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}\) § & & & & & 10 & \\
\hline \multicolumn{2}{|l|}{\(\Delta^{\text {I CC }}\)} & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & 2.7 V to 3.6 V & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & 4.5 & & pF \\
\hline \(\mathrm{C}_{\mathrm{io}}\) & A or B ports & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or GND} & 3.3 V & & 7.5 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) For I/O ports, the parameter loz includes the input leakage current.
§ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{VCC}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \multirow[t]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{t}_{\mathrm{w}}\) & Pulse duration & I & & I & & 3.3 & & 3.3 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time, data before \(\overline{\mathrm{LE} \uparrow}\) or \(\overline{\mathrm{CE}} \uparrow\) & II & & I & & 1.6 & & 1.6 & & ns \\
\hline & Hold time, data after \(\overline{\mathrm{LE}} \uparrow\) or \(\overline{\mathrm{CE}} \uparrow\) & 1 & & I & & 2.1 & & 2.1 & & ns \\
\hline
\end{tabular}

TThis information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
+0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & A or B & \multirow[b]{2}{*}{B or A} & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8 & 1 & 7 & \multirow[b]{2}{*}{ns} \\
\hline & \(\overline{\mathrm{LE}}\) & & \(\dagger\) & † & \(\dagger\) & † & & 9.5 & 1.2 & 8.5 & \\
\hline \multirow[b]{2}{*}{ten} & \(\overline{\mathrm{OE}}\) & \multirow{2}{*}{A or B} & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 9.2 & 1.3 & 7.7 & \multirow[b]{2}{*}{ns} \\
\hline & \(\overline{\mathrm{CE}}\) & & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 9.3 & 1.3 & 8 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & \(\overline{\mathrm{OE}}\) & \multirow[b]{2}{*}{A or B} & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.5 & 1 & 7 & \multirow[b]{2}{*}{ns} \\
\hline & \(\overline{\mathrm{CE}}\) & & \(\dagger\) & † & \(\dagger\) & \(\dagger\) & & 7.5 & 1 & 7 & \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\text {pd }}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per transceiver} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 49 & \multirow[b]{2}{*}{pF} \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 6 & \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.

\title{
PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)
}

\begin{tabular}{|c|c|}
\hline TEST & \(\mathbf{S 1}\) \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}\) & \(2 \times \mathrm{V}_{\mathrm{CC}}\) \\
\(\mathbf{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}\) & Open \\
\hline
\end{tabular}



NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
\(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}\)

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline tpd & Open \\
\hline tPLZ/tPZL & \(2 \times V_{C C}\) \\
\hline tPHZ/tPZH & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


\footnotetext{
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
}

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(\mathrm{t}_{\mathrm{PZL}}\) and tPZH are the same as ten.
G. \(\quad \mathrm{TPLH}\) and tPHL are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \[
\begin{gathered}
\mathrm{t}_{\mathrm{pd}} \\
\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\
\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}
\end{gathered}
\] & \[
\begin{aligned}
& \text { Open } \\
& 6 \mathrm{~V} \\
& \text { GND }
\end{aligned}
\] \\
\hline
\end{tabular}


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as \(\mathrm{t}_{\text {dis }}\).
F. \(\mathrm{tPZLL}^{2}\) and PZZH are the same as ten.
G. \(\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 3. Load Circuit and Voltage Waveforms
－EPIC \({ }^{\text {TM }}\)（Enhanced－Performance Implanted CMOS）Submicron Process
－Typical \(\mathrm{V}_{\mathrm{OLP}}\)（Output Ground Bounce） \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
－Typical \(\mathrm{V}_{\mathrm{OHV}}\)（Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot） \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
－Power Off Disables Outputs，Permitting Live Insertion
－Supports Mixed－Mode Signal Operation on All Ports（5－V Input／Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) ）
－Package Options Include Plastic Small－Outline（DW），Shrink Small－Outline （DB），and Thin Shrink Small－Outline（PW） Packages

DB，DW，OR PW PACKAGE
（TOP VIEW）
\begin{tabular}{|c|c|c|}
\hline \(\overline{\text { LEBA }} 1\) & \(\mathrm{U}_{24}\) & 7 V CC \\
\hline OEBA 2 & 23 & \(]\) CEBA \\
\hline A1 \({ }^{3}\) & 22 & B1 \\
\hline A2 4 & 21 & B2 \\
\hline A3 5 & 20 & B3 \\
\hline A4 \({ }^{6}\) & 19 & B4 \\
\hline A5 7 & 18 & B5 \\
\hline A6 8 & 17 & ［ B6 \\
\hline A7 \({ }^{\text {a }} 9\) & 16 & B7 \\
\hline A8 10 & 15 & B8 \\
\hline CEAB 11 & 14 & \(\overline{\text { LEAB }}\) \\
\hline GND［12 & 13 & OEAB \\
\hline
\end{tabular}

\section*{description}

This octal registered transceiver is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation．
The SN74LVC544A contains two sets of D－type latches for temporary storage of data flowing in either direction． Separate latch－enable（ \(\overline{\mathrm{LEAB}}\) or \(\overline{\mathrm{LEBA}}\) ）and output－enable（ \(\overline{\mathrm{OEAB}}\) or \(\overline{\mathrm{OEBA}}\) ）inputs are provided for each register to permit independent control in either direction of data flow．

The A－to－B enable（ \(\overline{\mathrm{CEAB}}\) ）input must be low to enter data from A or to output data from B ．If \(\overline{\mathrm{CEAB}}\) is low and \(\overline{\mathrm{LEAB}}\) is low，the \(A\)－to－\(B\) latches are transparent；a subsequent low－to－high transition of \(\overline{\mathrm{LEAB}}\) places the A latches in the storage mode．With \(\overline{C E A B}\) and \(\overline{O E A B}\) both low，the 3 －state \(B\) outputs are active and reflect the inverted data present at the output of the \(A\) latches．Data flow from \(B\) to \(A\) is similar to \(A\) to \(B\) ，but requires using the \(\overline{C E B A}, \overline{L E B A}\) ，and \(\overline{O E B A}\) ．
To ensure the high－impedance state during power up or power down，\(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．
Inputs can be driven from either 3．3－V or 5－V devices．This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment．

The SN74LVC544A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) ．
FUNCTION TABLE \(\dagger\)
\begin{tabular}{|cccc|c|}
\hline \multicolumn{4}{c|}{ INPUTS } & OUTPUT \\
B \\
\hline\(\overline{\text { CEAB }}\) & \(\overline{\text { LEAB }}\) & \(\overline{\text { OEAB }}\) & A & \\
\hline H & X & X & X & Z \\
L & X & H & X & Z \\
L & H & L & X & \(\mathrm{B}_{0} \ddagger\) \\
L & L & L & L & H \\
L & L & L & H & L \\
\hline
\end{tabular}
\(\dagger\) A－to－B data flow is shown；B－to－A flow control is the same except that it uses CEBA，LEBA，and OEBA．
\(\ddagger\) Output level before the indicated steady－state input conditions were established

\section*{SN74LVC544A}

\section*{OCTAL REGISTERED TRANSCEIVER}

\section*{WITH 3-STATE OUTPUTS}

SCAS346E - MARCH 1994 - REVISED JUNE 1998
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


\title{
SN74LVC544A \\ OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

> Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1)
> -0.5 V to 6.5 V
> Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)

> Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). .......................................................................... \(\pm 50 \mathrm{~mA}\)
> Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND ........................................................... \(\pm 100 \mathrm{~mA}\)
> Package thermal impedance, \(\theta_{\mathrm{JA}}\) (see Note 3): DB package ...................................... \(104^{\circ} \mathrm{C} / \mathrm{W}\)
> DW package ...................................... \(81^{\circ} \mathrm{C} / \mathrm{W}\)
> PW package ....................................... \(120^{\circ} \mathrm{C} / \mathrm{W}\)
> Storage temperature range, \(\mathrm{T}_{\text {stg }}\) \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
> \(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
> NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
> 2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
> 3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & MIN & MAX & UNIT \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & 1.65 & 3.6 & \multirow{2}{*}{V} \\
\hline & & Data retention only & 1.5 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & \(0.65 \times \mathrm{V}_{\mathrm{CC}}\) & & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow{3}{*}{Low-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & 0.7 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & Input voltage & & 0 & 5.5 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[b]{2}{*}{Output voltage} & High or low state & 0 & \(\mathrm{V}_{\text {cc }}\) & \multirow[t]{2}{*}{V} \\
\hline & & 3 state & 0 & 5.5 & \\
\hline \multirow{4}{*}{\({ }^{\mathrm{I}} \mathrm{OH}\)} & \multirow{4}{*}{High-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & -4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & -8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & \\
\hline \multirow{4}{*}{\({ }^{\text {IOL}}\)} & \multirow{4}{*}{Low-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & 4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & 8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & \\
\hline \(\Delta t / \Delta v\) & \multicolumn{2}{|l|}{Input transition rise or fall rate} & 0 & 10 & ns/V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & \multicolumn{2}{|l|}{Operating free-air temperature} & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{2}{|c|}{TEST CONDITIONS} & \(\mathrm{V}_{\mathrm{Cc}}\) & MIN & TYPt MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\multirow{6}{*}{\(\mathrm{V}_{\mathrm{OH}}\)}} & \multicolumn{2}{|l|}{\(\mathrm{IOH}=-100 \mu \mathrm{~A}\)} & 1.65 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & \multirow{6}{*}{V} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-4 \mathrm{~mA}\)} & 1.65 V & 1.2 & & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OH}=-8 \mathrm{~mA}\)} & 2.3 V & 1.7 & & \\
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & \\
\hline & & & & 3 V & 2.4 & & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOH}=-24 \mathrm{~mA}\)} & 3 V & 2.2 & & \\
\hline \multicolumn{2}{|l|}{\multirow{5}{*}{VOL}} & \multicolumn{2}{|l|}{\(\mathrm{IOL}=100 \mu \mathrm{~A}\)} & 1.65 V to 3.6 V & & 0.2 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{OL}=4 \mathrm{~mA}\)} & 1.65 V & & 0.45 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & 0.7 & V \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{I} \mathrm{OL}=12 \mathrm{~mA}\)} & 2.7 V & & 0.4 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & & 0.55 & \\
\hline 1 & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{I \({ }_{\text {off }}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{l} \mathrm{Oz}^{\ddagger}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{ICC}} & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or GND & \multirow[b]{2}{*}{l = 0} & \multirow[t]{2}{*}{3.6 V} & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}\) § & & & & 10 & \\
\hline \multicolumn{2}{|l|}{\(\Delta \mathrm{C} C\)} & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & 2.7 V to 3.6 V & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & Control inputs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & & & pF \\
\hline \(\mathrm{C}_{\mathrm{io}}\) & A or B ports & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or GND} & 3.3 V & & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) For I/O ports, the parameter loz includes the input leakage current.
§ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \(\mathrm{V}_{C C}=2.7 \mathrm{~V}\) & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN MAX & MIN MAX & MIN MAX & MIN MAX & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & A or B & B or A & & & & & \multirow{2}{*}{ns} \\
\hline & \(\overline{\text { LEBA }}\) or \(\overline{\text { LEAB }}\) & A or B & & & & & \\
\hline ten & \(\overline{\text { OEBA }}\) or \(\overline{O E A B}\) & A or B & & & & & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\text { OEBA }}\) or \(\overline{\text { OEAB }}\) & A or B & & & & & ns \\
\hline ten & \(\overline{\mathrm{CEBA}}\) or \(\overline{\mathrm{CEAB}}\) & A or B & & & & & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\text { CEBA or CEAB }}\) & A or B & & & & & ns \\
\hline
\end{tabular}
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[t]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per transceiver} & Outputs enabled & = 10 MHz & & & & pF \\
\hline & & Outputs disabled & & & & & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline tpd & Open \\
\hline tPLZ/tPZL & \(2 \times \mathrm{VCC}\) \\
\hline \({ }_{\text {tPHZ }} /{ }^{\text {P }}\) PZH & Open \\
\hline
\end{tabular}


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\ddagger} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and \(\mathrm{tph}_{\mathrm{P}}\) are the same as \(\mathrm{t}_{\mathrm{dis}}\).
F. tpZL and tPZH are the same as ten.
G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION}
\[
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
\]

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathrm{t}_{\text {pd }}\) & Open \\
\(\mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}\) & 6 V \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and \(\mathrm{t}_{\mathrm{PHL}}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 3. Load Circuit and Voltage Waveforms

\section*{SN54LVC573A, SN74LVC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS \\ SCAS300I - JANUARY 1993 - REVISED JUNE 1998}
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical \(\mathrm{V}_{\mathrm{OLP}}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=\mathbf{0}\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

\section*{description}

The SN54LVC573A octal transparent D-type latch is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVC573A octal transparent D-type latch is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
These devices feature 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data ( \(D\) ) inputs. When LE is taken low, the Q outputs are latched at the logic levels at the \(D\) inputs.
A buffered output-enable ( \(\overline{\mathrm{OE}}\) ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
\(\overline{\mathrm{OE}}\) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.

\section*{description (continued)}

The SN54LVC573A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVC573A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{FUNCTION TABLE (each latch)} \\
\hline \multicolumn{3}{|c|}{INPUTS} & OUTPUT \\
\hline \(\overline{\mathrm{OE}}\) & LE & D & Q \\
\hline L & H & H & H \\
\hline L & H & L & L \\
\hline L & L & X & \(Q_{0}\) \\
\hline H & X & X & Z \\
\hline
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels

\title{
SN54LVC573A, SN74LVC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

recommended operating conditions (see Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{SN54LVC573A} & \multicolumn{2}{|r|}{SN74LVC573A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\)} & \multirow[b]{2}{*}{Supply voltage} & Operating & 2 & 3.6 & 1.65 & 3.6 & \multirow{2}{*}{V} \\
\hline & & Data retention only & \multicolumn{2}{|l|}{1.5} & \multicolumn{2}{|l|}{1.5} & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow{3}{*}{High-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & \multicolumn{2}{|l|}{\(0.65 \times \mathrm{V}_{\mathrm{CC}}\)} & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & 1.7 & & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & 2 & & 2 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow{3}{*}{Low-level input voltage} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) to 1.95 V & & & & \(0.35 \times \mathrm{V}_{\mathrm{CC}}\) & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) to 2.7 V & & & & 0.7 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) to 3.6 V & & 0.8 & & 0.8 & \\
\hline \(\mathrm{V}_{1}\) & \multicolumn{2}{|l|}{Input voltage} & 0 & 5.5 & 0 & 5.5 & V \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{2}{*}{Output voltage} & High or low state & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & \multirow[t]{2}{*}{V} \\
\hline & & 3 state & 0 & 5.5 & 0 & 5.5 & \\
\hline \multirow{4}{*}{IOH} & \multirow{4}{*}{High-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & -4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & -8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & -12 & & -12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & -24 & & -24 & \\
\hline \multirow{4}{*}{\({ }^{\text {IOL }}\)} & \multirow{4}{*}{Low-level output current} & \(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\) & & & & 4 & \multirow{4}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}\) & & & & 8 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & & 12 & & 12 & \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) & & 24 & & 24 & \\
\hline \(\Delta t / \Delta v\) & \multicolumn{2}{|l|}{Input transition rise or fall rate} & 0 & 6 & 0 & 6 & ns/V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & \multicolumn{2}{|l|}{Operating free-air temperature} & -55 & 125 & -40 & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} & \multirow[b]{2}{*}{\(V_{C C}\)} & \multicolumn{3}{|c|}{SN54LVC573A} & \multicolumn{3}{|c|}{SN74LVC573A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & TYP† & MAX & MIN & TYP† & MAX & \\
\hline \multirow{7}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & \multirow{7}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & & & & \\
\hline & \(\mathrm{OH}=-4 \mathrm{~mA}\) & & 1.65 V & & & & 1.2 & & & \\
\hline & \(\mathrm{OH}=-8 \mathrm{~mA}\) & & 2.3 V & & & & 1.7 & & & \\
\hline & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & & 2.2 & & & \\
\hline & & & 3 V & 2.4 & & & 2.4 & & & \\
\hline & \(\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}\) & & 3 V & 2.2 & & & 2.2 & & & \\
\hline \multirow{6}{*}{VOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{I} \mathrm{OL}=100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & \multicolumn{3}{|r|}{\multirow{3}{*}{0.2}} & & & 0.2 & \multirow{6}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & & & & \multicolumn{3}{|l|}{} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=4 \mathrm{~mA}\)} & 1.65 V & & & & \multicolumn{3}{|r|}{0.45} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & & & \multicolumn{3}{|r|}{0.7} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=12 \mathrm{~mA}\)} & 2.7 V & & & 0.4 & & & 0.4 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & \multicolumn{3}{|r|}{0.55} & \multicolumn{3}{|r|}{0.55} & \\
\hline 1 & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=0\) to 5.5 V} & 3.6 V & \multicolumn{3}{|r|}{\(\pm 5\)} & \multicolumn{3}{|r|}{\(\pm 5\)} & \(\mu \mathrm{A}\) \\
\hline loff & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & & & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline l O & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 15\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{ICC} & \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND & \multirow[b]{2}{*}{\(\mathrm{I}=0\)} & \multirow[t]{2}{*}{3.6 V} & & & 10 & & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger\) & & & & & 10 & & & 10 & \\
\hline \({ }^{\Delta I} \mathrm{CC}\) & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & 2.7 V to 3.6 V & & & 500 & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & \multicolumn{3}{|c|}{4} & \multicolumn{3}{|c|}{4} & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & \multicolumn{3}{|c|}{5.5} & \multicolumn{3}{|c|}{5.5} & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V} \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{4}{|c|}{SN54LVC573A} & \multirow{3}{*}{UNIT} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{t}_{\text {w }}\) & Pulse duration, LE high & 3.3 & & 3.3 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time, data before LE \(\downarrow\) & 2 & & 2 & & ns \\
\hline \(\mathrm{th}^{\text {h }}\) & Hold time, data after LE \(\downarrow\) & 2.5 & & 2.5 & & ns \\
\hline
\end{tabular}
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

\(\dagger\) This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{3}{|l|}{SN54LVC573A} & \multirow{3}{*}{UNIT} \\
\hline & & & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\(t_{\text {tpd }}\)} & D & \multirow[b]{2}{*}{Q} & 7.7 & 1 & 6.9 & \multirow[b]{2}{*}{ns} \\
\hline & LE & & 8.4 & 1 & 7.7 & \\
\hline ten & \(\overline{\mathrm{OE}}\) & Q & 8.5 & 1 & 7.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Q & 7 & 0.5 & 6.7 & ns \\
\hline
\end{tabular}
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{8}{|c|}{SN74LVC573A} & \multirow{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & D & \multirow[b]{2}{*}{Q} & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7.7 & 1.5 & 6.9 & \multirow[b]{2}{*}{ns} \\
\hline & LE & & \(\dagger\) & † & \(\dagger\) & \(\dagger\) & & 8.4 & 2 & 7.7 & \\
\hline ten & \(\overline{\mathrm{OE}}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8.5 & 1.5 & 7.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7 & 1.6 & 6.5 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
\(\ddagger\) Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per latch} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 37 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 4 & \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) This information was not available at the time of publication.
}
PARAMETER MEASUREMENT INFORMATION
\(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline tpd & Open \\
\hline tPLZ/tPZL & \(2 \times \mathrm{VCC}\) \\
\hline \({ }_{\text {tPHZ }} /{ }^{\text {P }}\) PZH & Open \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\ddagger} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and \(\mathrm{tPHZ}^{2}\) are the same as \(\mathrm{t}_{\text {dis }}\).
F. tpZL and tPZH are the same as ten.
G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION}
\[
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
\]

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{d i s}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and \(\mathrm{t}_{\mathrm{PHL}}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 3. Load Circuit and Voltage Waveforms

\section*{SN54LVC574A, SN74LVC574A \\ OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS \\ SCAS301I - JANUARY 1993 - REVISED JUNE 1998}
- EPIC \({ }^{\text {TM }}\) (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical \(\mathrm{V}_{\mathrm{OLP}}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( \(C=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

\section*{description}

The SN54LVC574A octal edge-triggered D-type flip-flop is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVC574A octal edge-triggered D -type flip-flop is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
These devices feature 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.
A buffered output-enable ( \(\overline{\mathrm{OE}}\) ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
\(\overline{\mathrm{OE}}\) does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.

\section*{description (continued)}

The SN54LVC574A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVC574A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).
\(c\)
\begin{tabular}{c} 
FUNCTION TABLE \\
(each flip-flop)
\end{tabular}
\begin{tabular}{|ccc|c|}
\hline \multicolumn{3}{|c|}{ INPUTS } & \\
OUTPUT \\
\cline { 1 - 3 } \(\mathbf{O E}\) & CLK & D & Q \\
\hline L & \(\uparrow\) & \(H\) & H \\
L & \(\uparrow\) & L & L \\
L & L & X & \(\mathrm{Q}_{0}\) \\
H & X & X & Z \\
\hline
\end{tabular}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


\title{
SN54LVC574A, SN74LVC574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

```

Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - . . . V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Notes 1 and 2)
-0.5 V to V
Input clamp current, lIK (V \ 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Output clamp current, IOK (}\mp@subsup{\textrm{V}}{\textrm{O}}{< 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 50 mA
Continuous output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous current through V VC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }100\mathrm{ . mA

```

```

    DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
    PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128o}\textrm{C}/\textrm{W
    Storage temperature range, }\mp@subsup{T}{\mathrm{ stg}}{
-65*}\textrm{C}\mathrm{ to }15\mp@subsup{0}{}{\circ}\textrm{C
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

```
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at \(\mathrm{V}_{\mathrm{CC}}\) or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} & \multirow[b]{2}{*}{\(V_{C C}\)} & \multicolumn{3}{|c|}{SN54LVC574A} & \multicolumn{3}{|c|}{SN74LVC574A} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & TYP† & MAX & MIN & TYP† & MAX & \\
\hline \multirow{7}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & & & & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & \multirow{7}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & & & & & \\
\hline & \(\mathrm{OH}=-4 \mathrm{~mA}\) & & 1.65 V & & & & 1.2 & & & \\
\hline & \(\mathrm{OH}=-8 \mathrm{~mA}\) & & 2.3 V & & & & 1.7 & & & \\
\hline & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOH}=-12 \mathrm{~mA}\)}} & 2.7 V & 2.2 & & & 2.2 & & & \\
\hline & & & 3 V & 2.4 & & & 2.4 & & & \\
\hline & \(\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}\) & & 3 V & 2.2 & & & 2.2 & & & \\
\hline \multirow{6}{*}{VOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{IOL}=100 \mu \mathrm{~A}\)}} & 1.65 V to 3.6 V & \multicolumn{3}{|r|}{\multirow{3}{*}{0.2}} & & & 0.2 & \multirow{6}{*}{V} \\
\hline & & & 2.7 V to 3.6 V & & & & \multicolumn{3}{|l|}{} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}\)} & 1.65 V & & & & \multicolumn{3}{|r|}{0.45} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & 2.3 V & & & & \multicolumn{3}{|r|}{0.7} & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=12 \mathrm{~mA}\)} & 2.7 V & & & 0.4 & & & 0.4 & \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{IOL}=24 \mathrm{~mA}\)} & 3 V & \multicolumn{3}{|r|}{0.55} & \multicolumn{3}{|r|}{0.55} & \\
\hline 1 & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=0\) to 5.5 V} & 3.6 V & \multicolumn{3}{|r|}{\(\pm 5\)} & \multicolumn{3}{|r|}{\(\pm 5\)} & \(\mu \mathrm{A}\) \\
\hline loff & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}\) or \(\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}\)} & 0 & & & & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline l O & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0\) to 5.5 V} & 3.6 V & & & \(\pm 15\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{ICC} & \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND & \multirow[b]{2}{*}{\(\mathrm{I}=0\)} & \multirow[t]{2}{*}{3.6 V} & & & 10 & & & 10 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger\) & & & & & 10 & & & 10 & \\
\hline \({ }^{\Delta I} \mathrm{CC}\) & \multicolumn{2}{|l|}{One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\), Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & 2.7 V to 3.6 V & & & 500 & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & \multicolumn{3}{|c|}{4} & \multicolumn{3}{|c|}{4} & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND} & 3.3 V & \multicolumn{3}{|c|}{5.5} & \multicolumn{3}{|c|}{5.5} & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V} \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{4}{|c|}{SN54LVC574A} & \multirow{3}{*}{UNIT} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency & & 150 & & 150 & MHz \\
\hline \(\mathrm{t}_{\mathrm{w}}\) & Pulse duration, CLK high or low & 3.3 & & 3.3 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time, data before CLK \(\uparrow\) & 2 & & 2 & & ns \\
\hline th & Hold time, data after CLK \(\uparrow\) & 2 & & 2 & & ns \\
\hline
\end{tabular}
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{4}{|c|}{SN74LVC574A} & \multirow{3}{*}{UNIT} \\
\hline & & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \\
\hline & & MIN MAX & MIN MAX & MIN MAX & MIN MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency & \(\dagger\) & \(\dagger\) & 150 & 150 & MHz \\
\hline \(\mathrm{t}_{\mathrm{w}}\) & Pulse duration, CLK high or low & \(\dagger\) & \(\dagger\) & 3.3 & 3.3 & ns \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time, data before CLK \(\uparrow\) & \(\dagger\) & \(\dagger\) & 2 & 2 & ns \\
\hline th & Hold time, data after CLK \(\uparrow\) & \(\dagger\) & \(\dagger\) & 1.5 & 1.5 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{3}{|l|}{SN54LVC574A} & \multirow{3}{*}{UNIT} \\
\hline & & & \(\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}\) & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{VCC}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN MAX & MIN & MAX & \\
\hline \({ }_{\text {f max }}\) & & & 150 & 150 & & MHz \\
\hline tpd & D & Q & 8 & 1 & 7 & ns \\
\hline ten & \(\overline{\mathrm{OE}}\) & Q & 9 & 1 & 7.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Q & 7 & 0.5 & 6.4 & ns \\
\hline
\end{tabular}
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{PARAMETER} & \multirow{3}{*}{FROM (INPUT)} & \multirow{3}{*}{TO (OUTPUT)} & \multicolumn{8}{|c|}{SN74LVC574A} & \multirow{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{VCC}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\]} & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {max }}\) & & & \(\dagger\) & & \(\dagger\) & & 150 & & 150 & & MHz \\
\hline tpd & D & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8 & 2.2 & 7 & ns \\
\hline ten & \(\overline{\mathrm{OE}}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 8.5 & 1.5 & 7.5 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & \(\overline{\mathrm{OE}}\) & Q & \(\dagger\) & \(\dagger\) & \(\dagger\) & \(\dagger\) & & 7 & 1.7 & 6.4 & ns \\
\hline \(\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}\) & & & & & & & & & & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) This information was not available at the time of publication.
\(\ddagger\) Skew between any two outputs of the same package switching in the same direction
operating characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PARAMETER}} & \multirow[t]{2}{*}{TEST CONDITIONS} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\
\pm 0.15 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\
\pm 0.2 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\
\pm 0.3 \mathrm{~V}
\end{gathered}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & TYP & TYP & TYP & \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[t]{2}{*}{Power dissipation capacitance per flip-flop} & Outputs enabled & \multirow[b]{2}{*}{\(\mathrm{f}=10 \mathrm{MHz}\)} & \(\dagger\) & \(\dagger\) & 43 & \\
\hline & & Outputs disabled & & \(\dagger\) & \(\dagger\) & 15 & pF \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) This information was not available at the time of publication.
}

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{C}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\)}

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline tpd & Open \\
\hline tPLZ/tPZL & \(2 \times \mathrm{VCC}\) \\
\hline \({ }_{\text {tPHZ }} /{ }^{\text {P }}\) PZH & Open \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(t_{P Z H}\) are the same as \(t_{e n}\).
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION}
\[
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
\]

\begin{tabular}{|c|c|}
\hline TEST & S1 \\
\hline \(\mathbf{t}_{\text {pd }}\) & Open \\
\(\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}\) & \(2 \times \mathrm{V}_{\mathbf{C C}}\) \\
\(\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}\) & GND \\
\hline
\end{tabular}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{d i s}\).
F. \(t_{P Z L}\) and \(t P Z H\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION \\ \(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\) AND 3.3 \(\mathrm{V} \pm 0.3 \mathrm{~V}\)}


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: \(\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
D. The outputs are measured one at a time with one transition per measurement.
E. \(t_{P L Z}\) and \(t_{P H Z}\) are the same as \(t_{\text {dis }}\).
F. \(t_{P Z L}\) and \(\mathrm{tPZH}^{2}\) are the same as ten.
G. \(\quad \mathrm{tPLH}\) and \(\mathrm{t}_{\mathrm{PHL}}\) are the same as \(\mathrm{t}_{\mathrm{pd}}\).

Figure 3. Load Circuit and Voltage Waveforms
- EPIC \({ }^{\text {TM }}\) (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical \(\mathrm{V}_{\text {OLP }}\) (Output Ground Bounce) \(<0.8 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Typical \(\mathrm{V}_{\mathrm{OHV}}\) (Output \(\mathrm{V}_{\mathrm{OH}}\) Undershoot) \(>2 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
- Power Off Disables Outputs, Permitting Live Insertion
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With \(3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}\) )
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model ( \(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0\) )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Ceramic Chip Carriers (FK)

\section*{description}

The SN54LVC646A octal bus transceiver and register is designed for \(2.7-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation and the SN74LVC646A octal bus transceiver and register is designed for \(1.65-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation.
These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC646A.

SN74LVC646A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)
\begin{tabular}{|c|c|c|}
\hline CLKAB 1 & \(\cup_{24}\) & \(] \mathrm{V}\) Cc \\
\hline SAB[ 2 & 23 & ] CLKBA \\
\hline DIR [ 3 & 22 & ] SBA \\
\hline A1 \({ }^{4}\) & 21 & \(1)^{\text {OE }}\) \\
\hline A2 5 & 20 & B1 \\
\hline A3 6 & 19 & ] B 2 \\
\hline A4 7 & 18 & ] в3 \\
\hline A5 8 & 17 & [ B4 \\
\hline A6 9 & 16 & B5 \\
\hline A7 10 & \(0 \quad 15\) & [ B6 \\
\hline A8 11 & 14 & ] \({ }^{\text {7 }}\) \\
\hline GND [12 & 213 & B8 \\
\hline
\end{tabular}

SN54LVC646A... FK PACKAGE
(TOP VIEW)


NC - No internal connection

Output-enable ( \(\overline{\mathrm{OE}}\) ) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both.
The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \(\overline{\mathrm{OE}}\) is low. In the isolation mode ( \(\overline{\mathrm{OE}}\) high), A data is stored in one register and B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

\section*{description (continued)}

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed \(3.3-\mathrm{V} / 5-\mathrm{V}\) system environment.
To ensure the high-impedance state during power up or power down, \(\overline{\mathrm{OE}}\) should be tied to \(\mathrm{V}_{\mathrm{CC}}\) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54LVC646A is characterized for operation over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\). The SN74LVC646A is characterized for operation from \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\).

FUNCTION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{INPUTS} & \multicolumn{2}{|c|}{DATA I/O} & \multirow[b]{2}{*}{OPERATION OR FUNCTION} \\
\hline \(\overline{\mathrm{OE}}\) & DIR & CLKAB & CLKBA & SAB & SBA & A1-A8 & B1-B8 & \\
\hline X & X & \(\uparrow\) & X & X & X & Input & Unspecified \(\dagger\) & Store A, B unspecified \(\dagger\) \\
\hline X & X & X & \(\uparrow\) & X & X & Unspecified \(\dagger\) & Input & Store B, A unspecified \(\dagger\) \\
\hline H & X & \(\uparrow\) & \(\uparrow\) & X & X & Input & Input & Store A and B data \\
\hline H & X & H or L & H or L & X & X & Input disabled & Input disabled & Isolation, hold storage \\
\hline L & L & X & X & X & L & Output & Input & Real-time B data to A bus \\
\hline L & L & X & H or L & X & H & Output & Input & Stored \(B\) data to \(A\) bus \\
\hline L & H & X & X & L & X & Input & Output & Real-time \(A\) data to \(B\) bus \\
\hline L & H & H or L & X & H & X & Input & Output & Stored A data to B bus \\
\hline
\end{tabular}
\(\dagger\) The data-output functions can be enabled or disabled by various signals at \(\overline{O E}\) and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


Figure 1. Bus-Management Functions
logic symbol \(\dagger\)

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DB, DW, and PW packages.
logic diagram (positive logic)


Pin numbers shown are for the DB, DW, and PW packages.

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
```Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\)-0.5 V to 6.5 V
Input voltage range, VI: (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - . . . . V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
        (see Note 1)
        -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
        (see Notes 1 and 2)
        -0.5 V to V 
    Input clamp current, liK (V \ 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - . . . . . . mA
    Output clamp current, IOK ( }\mp@subsup{\textrm{V}}{\textrm{O}}{< 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - . . . m mA
    Continuous output current, lO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
    Continuous current through V VC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }100\mathrm{ m mA
    Package thermal impedance, 龍 (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1040}\textrm{C}/\textrm{W
    DW package .......................... . . . . . . . . . . . 810}\textrm{C}/\textrm{W
    PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 % C/W
    Storage temperature range, T}\mp@subsup{T}{\mathrm{ stg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65*}}{
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)


[^29]
## SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS <br> SCAS302G - JANUARY 1993 - REVISED JUNE1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $V_{C C}$ | SN54LVC646A |  |  | SN74LVC646A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† |  | MAX | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  |  | V |
|  |  | 2.7 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0$ |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V |  |  |  | 1.2 |  |  |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V |  |  |  | 1.7 |  |  |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  | 2.2 |  |  |  |  |
|  |  | 3 V | 2.4 |  |  | 2.4 |  |  |  |  |
|  |  | $\mathrm{OH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  | 2.2 |  |  |  |  |
| VOL |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  |  |  |  | 0.2 | V |
|  |  | 2.7 V to 3.6 V |  |  |  |  | 0.2 |  |  |  |  |  |
|  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  |  |  |  |  | 0.45 |  |  |
|  |  | $\mathrm{OL}=8 \mathrm{~mA}$ |  | 2.3 V |  |  |  |  |  | 0.7 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  |  | 0.4 |  |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  |  | 0.55 |  |  | 0.55 |  |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| $l_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  |  |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| $\mathrm{l}^{\text {Oz }}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 15$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | l = 0 | 3.6 V |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |  |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}$ § |  |  |  |  | 10 |  |  | 10 |  |  |
| ${ }^{\Delta} \mathrm{C} C$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-$ Other inputs at $V_{C C}$ or GND | $0.6 \mathrm{~V} \text {, }$ | 2.7 V to 3.6 V |  |  | 500 |  |  | 500 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 4.5 |  |  | 4.5 |  | pF |  |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 7.5 |  |  | 7.5 |  | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For l/O ports, the parameter $\mathrm{l}_{\mathrm{OZ}}$ includes the input leakage current.
§ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

|  |  | SN54LVC646A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 150 |  | 150 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | 1.6 |  | 1.5 |  | ns |
| th | Hold time, data after CLK $\uparrow$ | 1.7 |  | 1.7 |  | ns |

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

$\dagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC646A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 150 | 150 |  | MHz |
| ${ }^{\text {tpd }}$ | A or B | B or A | 7.9 | 1 | 7.4 | ns |
|  | CLK | A or B | 8.8 | 1 | 8.4 |  |
|  | SBA or SAB |  | 9.9 | 1 | 8.6 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A | 10.2 | 1 | 8.2 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A | 8.9 | 1 | 7.5 | ns |
| ten | DIR | B | 10.4 | 1 | 8.3 | ns |
| $\mathrm{t}_{\text {dis }}$ | DIR | B | 8.7 | 1 | 7.9 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC646A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ +0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| ${ }^{\text {tpd }}$ | A or B | B or A | $\dagger$ | † | $\dagger$ | $\dagger$ |  | 7.9 | 1.4 | 7.4 | ns |
|  | CLK | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.8 | 1.3 | 8.4 |  |
|  | SBA or SAB |  | $\dagger$ | $\dagger$ | † | $\dagger$ |  | 9.9 | 1.4 | 8.6 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 10.2 | 1 | 8.2 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.9 | 1 | 7.5 | ns |
| ten | DIR | B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 10.4 | 1.2 | 8.3 | ns |
| ${ }_{\text {dis }}$ | DIR | B | $\dagger$ | † | $\dagger$ | $\dagger$ |  | 8.7 | 1.1 | 7.9 | ns |

$\dagger$ This information was not available at the time of publication.

## operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 75 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 9 |  |

$\dagger$ This information was not available at the time of publication.


## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $V_{C C}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 4. Load Circuit and Voltage Waveforms

## SN54LVC652A, SN74LVC652A

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Ceramic Chip Carriers (FK)


## description

The SN54LVC652A octal bus transceiver and register is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and the SN74LVC652A octal bus transceiver and register is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.
Output-enable (OEAB and $\overline{\mathrm{OEBA}}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC652A.
Data on the A or B data bus, or both, is stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

## description (continued)

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OEBA}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.
The SN54LVC652A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVC652A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O† |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | OEBA | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | $\uparrow$ | $\uparrow$ | $X$ | X | Input | Input | Store A and B data |
| X | H | $\uparrow$ | H or L | X | X | Input | Unspecified $\ddagger$ | Store A, hold B |
| H | H | $\uparrow$ | $\uparrow$ | X $\ddagger$ | X | Input | Output | Store $A$ in both registers |
| L | X | H or L | $\uparrow$ | $X$ | X | Unspecified $\ddagger$ | Input | Hold A, store B |
| L | L | $\uparrow$ | $\uparrow$ | $X$ | X $\ddagger$ | Output | Input | Store B in both registers |
| L | L | X | X | $X$ | L | Output | Input | Real-time B data to A bus |
| L | L | X | Hor L | $X$ | H | Output | Input | Stored B data to A bus |
| H | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| H | H | H or L | X | H | X | Input | Output | Stored A data to B bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored A data to $B$ bus and stored $B$ data to $A$ bus |

$\dagger$ The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or $\overline{O E B A}$. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.
$\ddagger$ Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered to load both registers.


Figure 1. Bus-Management Functions
logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DB, DW, and PW packages.
logic diagram (positive logic)


Pin numbers shown are for the DB, DW, and PW packages.

## SN54LVC652A, SN74LVC652A

## OCTAL BUS TRANSCEIVERS AND REGISTERS

## WITH 3-STATE OUTPUTS

SCAS303G - JANUARY 1993 - REVISED JUNE 1998

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, V \C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 6.5 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Notes 1 and 2)
-0.5 V to V 
Input clamp current, liK (V \ 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - . 50 mA
Output clamp current, IOK ( }\mp@subsup{\textrm{V}}{\textrm{O}}{< 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 50 mA
Continuous output current, lO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous current through V VC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
```



```
DW package ...................... . . . . . . . . . . . . . . 810}\textrm{C}/\textrm{W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 1 % C/W
Storage temperature range, T}\mp@subsup{T}{\mathrm{ stg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65*}}{
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)


[^30]
## SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS <br> SCAS303G - JANUARY 1993 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter IOZ includes the input leakage current.
§ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

|  |  | SN54LVC652A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 80 |  | 100 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | 1.6 |  | 1.5 |  | ns |
| $\mathrm{th}^{\text {r }}$ | Hold time, data after CLK $\uparrow$ | 0.5 |  | 1.5 |  | ns |

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

$\dagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC652A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| $\mathrm{fmax}_{\text {max }}$ |  |  | 80 | 100 |  | MHz |
| ${ }^{\text {tpd }}$ | A or B | B or A | 7.8 | 1 | 7.4 | ns |
|  | CLK | A or B | 8.4 | 1 | 8 |  |
|  | SAB or SBA | B or A | 9.6 | 1 | 8.7 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\text { OEBA }}$ | A | 8.9 | 1 | 7.4 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { OEBA }}$ | A | 8.1 | 1 | 7.5 | ns |
| ten | OEAB | B | 8.6 | 1 | 7.1 | ns |
| $\mathrm{t}_{\text {dis }}$ | OEAB | B | 7.7 | 1 | 7.4 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC652A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 80 |  | 100 |  | MHz |
| $t_{\text {pd }}$ | A or B | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.8 | 1.5 | 7.4 | ns |
|  | CLK | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.4 | 1.5 | 8 |  |
|  | SAB or SBA | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 9.6 | 1.5 | 8.7 |  |
| ten | OEBA | A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.9 | 1.5 | 7.4 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { OEBA }}$ | A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.1 | 1.5 | 7.5 | ns |
| $\mathrm{t}_{\text {en }}$ | OEAB | B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.6 | 1.5 | 7.1 | ns |
| ${ }^{\text {dis }}$ | OEAB | B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.7 | 1.5 | 7.4 | ns |

$\dagger$ This information was not available at the time of publication.

## operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 84 |  |
|  |  | Outputs disabled | † |  | $\dagger$ | 9.5 |  |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathbf{t P H Z}^{\mathbf{t}} \mathbf{t P Z H}$ | Open |



> VOLTAGE WAVEFORMS
> PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{HZ}$ are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. tPZL and tPZH are the same as $t_{e n}$.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { AND } 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t}^{\mathbf{P L Z}} / \mathrm{t}_{\mathrm{PZL}}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tplZ and tphz are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 4. Load Circuit and Voltage Waveforms

- EPICTTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This 10-bit bus-interface flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC821A features 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.
The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
$\overline{O E}$ does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC821A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
$c$

| FUNCTION TABLE |
| :---: |
| (each flip-flop) |


| INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |
| $\overline{\text { OE }}$ | CLK | D | Q |
| L | $\uparrow$ | H | H |
| L | $\uparrow$ | L | L |
| L | H or L | X | $\mathrm{Q}_{0}$ |
| H | X | X | Z |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



# SN74LVC821A <br> 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\text {JA }}\) (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(104^{\circ} \mathrm{C} / \mathrm{W}\)
    DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(81^{\circ} \mathrm{C} / \mathrm{W}\)
    PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(120^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(T_{\text {stg }}\)
\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^31]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYP† MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | ${ }^{\mathrm{I}} \mathrm{OH}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  | $1 \mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 2.3 V |  | 0.7 |  |
|  | $\mathrm{OL}=12 \mathrm{~mA}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| l OZ | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $10=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
|  |  |  |  | 10 |  |
| ${ }^{\text {II CC }}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{c}_{1} \mathrm{c}^{\text {a }}$ Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 5 | pF |
| $\mathrm{C}_{1}$ Data inputs |  |  |  | 4 |  |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 7 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

$\S$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| tpd | CLK | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.5 | 2.2 | 7.3 | ns |
| ten | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.8 | 1.3 | 7.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.8 | 1.6 | 6.2 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per flip-flop | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 65 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 48 |  |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \\ \text { Open } \end{gathered}$ |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $\quad \mathrm{TPLH}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and $\mathrm{t}_{\mathrm{PH}} \mathrm{Z}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$





VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\text {PLZ }} / \mathrm{t}_{\text {PZL }}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}$ | GND |



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)

| OE |  | $V_{24}$ | ${ }^{1} \mathrm{~V}$ |
| :---: | :---: | :---: | :---: |
| 1D | 2 | 23 | 1Q |
| 2D | 3 | 22 | 2Q |
| 3D | 4 | 21 | $1{ }^{\text {a }}$ |
| 4D | 5 | 20 | 1Q |
| 5D | 6 | 19 | 5Q |
| 6D | 7 | 18 | 6Q |
| 7D | 8 | 17 | 7Q |
| 8D | 9 | 16 | $1 \mathrm{C}^{\text {Q }}$ |
| 9D | 10 | 15 | -9Q |
| $\overline{\text { CLR }}$ | 11 | 14 | CLKEN |
| GND[ | 12 | 13 | CLK |

## description

This 9-bit bus-interface flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC823A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.
With the clock-enable ( $\overline{\mathrm{CLKEN}}$ ) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, latching the outputs. This device has noninverting data (D) inputs. Taking the clear ( $\overline{\mathrm{CLR}}$ ) input low causes the nine Q outputs to go low, independently of the clock.

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC823A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each flip-flop) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS      <br> $\overline{\text { OE }}$ CLR CLKEN CLK D Q <br> L L X X X L <br> L H L $\uparrow$ H H <br> L H L $\uparrow$ L L <br> L H H X X $Q_{0}$ <br> H X X X X Z |  |  |  |  |

logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



# SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$



```
Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
ee Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
```



```
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
Continuous current through \(\mathrm{V}_{\text {CC }}\) or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\text {JA }}\) (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(104^{\circ} \mathrm{C} / \mathrm{W}\)
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(81^{\circ} \mathrm{C} / \mathrm{W}\)
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(120^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\) \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^32]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | $\begin{gathered} \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| ${ }_{\text {f }}$ lock | Clock frequency |  | § | § | 150 | 150 | MHz |
| $\mathrm{t}_{\text {w }}$ | Pulse duration | CLR low | § | § | 3.3 | 3.3 | ns |
|  |  | CLK high or low | § | § | 3.3 | 3.3 |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | CLR inactive before CLK $\uparrow$ | § | § | 1 | 1 | ns |
|  |  | Data before CLK $\uparrow$ | § | § | 1.3 | 1.3 |  |
|  |  | $\overline{\text { CLKEN }}$ low before CLK $\uparrow$ | § | § | 1.8 | 1.8 |  |
| th | Hold time | Data after CLK $\uparrow$ | § | § | 2 | 2 | ns |
|  |  | CLKEN low after CLK个 | § | § | 1.3 | 1.3 |  |

$\S$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| tpd | CLK | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.9 | 1.4 | 8 | ns |
|  | $\overline{\mathrm{CLR}}$ |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.8 | 2.5 | 7.9 |  |
| ten | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.3 | 1.6 | 7.2 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.1 | 1.1 | 6 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per flip-flop | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 59 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 46 | pF |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{/ t_{\text {PZL }}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times V_{C C}$ |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
(DB), and Thin Shrink Small-Outline (PW) Packages


## Small-Outline (DW), Shrink Small-Outline

DB, DW, OR PW PACKAGE
(TOP VIEW)

| OE1 1 | $\left.{ }_{24}\right] \mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: |
| A1 2 | 23 Y 1 |
| A2 ${ }^{\text {a }}$ | $22 . Y 2$ |
| А3 4 | $21 . \mathrm{Y} 3$ |
| A4 5 | $20]$ Y4 |
| A5 6 | $19] \mathrm{Y}$ |
| A6 7 | 18 Y6 |
| A7 8 | 17 Y7 |
| A8 9 | 16 Y8 |
| A9 10 | 15 Y 9 |
| A10 11 | 14 Y 10 |
| GND 12 | 13 OE |

## description

This 10 -bit buffer/bus driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC827A provides a high-performance bus interface for wide datapaths or buses carrying parity.
The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{\mathrm{OE} 1}$ or $\overline{\mathrm{OE} 2}$ ) input is high, all ten outputs are in the high-impedance state. The SN74LVC827A provides true data at its outputs.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC827A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| OE1 | OE2 | A | Y |
| L | L | L | L |
| L | L | $H$ | H |
| $H$ | $X$ | $X$ | $Z$ |
| $X$ | $H$ | $X$ | $Z$ |

## logic symbol $\dagger$



## logic diagram (positive logic)



To Nine Other Channels
$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$



Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$
(see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$


Continuous output current, Io ........................................................................... $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ......................................................... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ....................................... $104^{\circ} \mathrm{C} / \mathrm{W}$
DW package ...................................... $81^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... $120^{\circ} \mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | § | § | § | § |  | 7.1 | 1 | 6.7 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 8.5 | 1 | 7.3 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 7.3 | 1.8 | 6.7 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {I }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

§ This information was not available at the time of publication.
IT Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | § | § | 24 |  |
|  |  | Outputs disabled | § |  | § | 5 |  |

[^33]
## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times \mathrm{V}_{\mathrm{CC}} \end{gathered}$ Open |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^34]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\quad \mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$ 



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |

LOAD CIRCUIT


Voltage waveforms SETUP AND HOLD TIMES


> VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS
> ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$ -

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathbf{t P Z L}$ | 6 V |
| $\mathbf{t}_{\text {PHZ }} / \mathbf{t P Z H}$ | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $\quad t P L Z$ and $t P H Z$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P} Z \mathrm{H}}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $t_{P L H}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)

| E1 | $\left.{ }_{24}\right]$ |
| :---: | :---: |
| $1{ }^{2}$ | 23 Y1 |
| A2 3 | 22.12 |
| [4 | $21]$ Y3 |
| [ 5 | $20] \mathrm{Y} 4$ |
| A5 6 | $19] \mathrm{Y} 5$ |
| $6[7$ | 18 Y6 |
| A7 8 | $17 . \mathrm{Y} 7$ |
| A8 9 | 16 Y8 |
| A9 10 | 15 Y 9 |
| A10 11 | $14 . \mathrm{Y} 10$ |
| GND 12 | 13 OE2 |

## description

This 10-bit buffer/bus driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC828A provides a high-performance bus interface for wide data paths or buses carrying parity.
The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{OE} 2}$ ) input is high, all ten outputs are in the high-impedance state. The SN74LVC828A provides inverting data at its outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC828A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| OE1 | OE2 | A | Y |
| L | L | L | H |
| L | L | $H$ | L |
| $H$ | $X$ | $X$ | $Z$ |
| $X$ | $H$ | $X$ | $Z$ |

## logic symbol $\dagger$



## logic diagram (positive logic)



To Nine Other Channels
$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$


$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $V_{C C}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | 0.2 |  | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V | 0.45 |  |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V | 0.7 |  |  |
|  | $\mathrm{l}^{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 2.7 V | 0.4 |  |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V | 0.55 |  |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V} \ddagger$ |  |  |  | 10 |  |
| ${ }^{\text {I }}$ CC | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 5 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 7 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | § | § | § | § |  | 7.1 | 1 | 6.7 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 8.5 | 1 | 7.3 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 7.3 | 1.8 | 6.7 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {I }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

§ This information was not available at the time of publication.
II Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | § | § | 24 |  |
|  |  | Outputs disabled | § |  | § | 7 |  |

§ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| ${ }^{t_{\text {pd }}}$ | Open |
| ${ }^{\mathbf{t} P L Z} / \mathrm{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^35]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $\quad t P Z L$ and $t P Z H$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tpZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\quad \mathrm{P} P \mathrm{LH}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This 10 -bit bus-interface D -type latch is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC841A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The ten latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.
A buffered output-enable ( $\overline{\mathrm{OE}})$ input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC841A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | LE | D | Q |
| L | H | H | H |
| L | $H$ | L | L |
| L | L | X | $Q_{0}$ |
| $H$ | $X$ | $X$ | $Z$ |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels

# SN74LVC841A <br> 10-BIT BUS-INTERFACE D-TYPE LATCH <br> WITH 3-STATE OUTPUTS 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$




```
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
(see Notes 1 and 2) ................................................................ 0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
```





```
Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND ............................................................ \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\mathrm{JA}}\) (see Note 3): DB package ....................................... 1040 \(\mathrm{C} / \mathrm{W}\)
DW package ........................................ \(81^{\circ} \mathrm{C} / \mathrm{W}\)
PW package ........................................ \(120^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{I}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^36]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  | $\mathrm{IOH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | 0.2 |  | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  | $\mathrm{OL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 1 off | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| I O | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V} \ddagger$ |  |  |  | 10 |  |
| ${ }^{\text {I }} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, $\quad$ Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 7 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

§ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ | D | Q | § | § | § | § |  | 7.5 | 2.4 | 6.7 | ns |
|  | LE |  | § | § | § | § |  | 8.6 | 2.7 | 7.6 |  |
| ten | $\overline{\mathrm{OE}}$ | Q | § | § | § | § |  | 8.5 | 1.3 | 7.2 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | § | § | § | § |  | 6.6 | 1.9 | 5.9 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {II }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

§ This information was not available at the time of publication.
I Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per latch | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 25 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 6 |  |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \\ \text { Open } \end{gathered}$ |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times V_{\text {C }}$ |
| ${ }_{\text {tPHZ }} /{ }^{\text {P }}$ PZH | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$





VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.

Figure 3. Load Circuit and Voltage Waveforms
－EPICTM（Enhanced－Performance Implanted CMOS）Submicron Process
－Typical Volp（Output Ground Bounce） $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Typical $\mathrm{V}_{\mathrm{OHV}}$（Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot） $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Power Off Disables Outputs，Permitting Live Insertion
－Supports Mixed－Mode Signal Operation on All Ports（5－V Input／Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ ）
－Package Options Include Plastic Small－Outline（DW），Shrink Small－Outline （DB），and Thin Shrink Small－Outline（PW） Packages

DB，DW，OR PW PACKAGE
（TOP VIEW）

| $E\left[{ }_{1}\right.$ | $\cup_{24} \mathrm{v}_{\mathrm{CC}}$ |
| :---: | :---: |
| 1D 2 | ${ }^{23} 1 \mathrm{Q}$ |
| 2 D 3 | $22] 2 \mathrm{C}$ |
| ［4 | 21.3 Q |
| 4 D 5 | $20]$ 4Q |
| 50 6 | 19 5Q |
| 6 C 7 | 18 6Q |
| 7 D | 17 7Q |
| 8 D 9 | 16 8Q |
| 9D 10 | 15 9Q |
| CLR［11 | 14 PRE |
| GND［12 | 13 LE |

## description

This 9－bit bus－interface D－type latch is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation．
The SN74LVC843A is designed specifically for driving highly capacitive or relatively low－impedance loads．It is particularly suitable for implementing buffer registers，I／O ports，bidirectional bus drivers，and working registers．

The nine latches are transparent D－type latches．The device has noninverting data（D）inputs and provides true data at its outputs．

A buffered output－enable（ $\overline{\mathrm{OE}})$ input can be used to place the nine outputs in either a normal logic state（high or low logic levels）or a high－impedance state．The outputs are also in the high－impedance state during power－up and power－down conditions．The outputs remain in the high－impedance state while the device is powered down． In the high－impedance state，the outputs neither load nor drive the bus lines significantly．The high－impedance state and increased drive provide the capability to drive bus lines without interface or pullup components．
$\overline{\mathrm{OE}}$ does not affect the internal operations of the latch．Previously stored data can be retained or new data can be entered while the outputs are in the high－impedance state．

Inputs can be driven from either 3．3－V or $5-\mathrm{V}$ devices．This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment．

To ensure the high－impedance state during power up or power down，$\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．

The SN74LVC843A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．

| FUNCTION TABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  | OUTPUT |
| PRE | CLR | $\overline{\text { OE }}$ | LE | D | Q |
| L | X | L | X | X | H |
| H | L | L | X | X | L |
| H | H | L | H | L | L |
| H | H | L | H | H | H |
| H | H | L | L | X | $Q_{0}$ |
| X | X | H | X | X | Z |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



To Eight Other Channels
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## SN74LVC843A

9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
SCAS308E - MARCH 1993 - REVISED JUNE 1998

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{CC}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\mathrm{I}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |
|  | $\mathrm{l} \mathrm{OL}^{\prime}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |
|  | $\mathrm{l} \mathrm{OL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loff | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| l OZ | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{CC}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V} \ddagger$ |  |  |  | 10 |  |
| $\Delta_{\text {I CC }}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, $\quad$ Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)


## SN74LVC843A

## 9-BIT BUS-INTERFACE D-TYPE LATCH

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | D | Q |  |  |  |  |  |  |  |  | ns |
|  | LE |  |  |  |  |  |  |  |  |  |  |
|  | PRE |  |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{CLR}}$ |  |  |  |  |  |  |  |  |  |  |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  |  |  |  |  |  |  | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per latch | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ |  |  |  | pF |
|  |  | Outputs disabled |  |  |  |  |  |  |

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{\text {CC }}$ Open |



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {t }}$ d | Open |
| tPLZ/tPZL | $2 \times \mathrm{V}$ C $C$ |
| tPHZ $^{\text {/ }}$ PZH | GND |




VOLTAGE WAVEFORMS
PULSE DURATION


[^37]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
V_{C C}=2.7 \mathrm{~V} \text { AND } 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline Small-Outline (DW), Shrink Small-Outline
(DB), and Thin Shrink Small-Outline (PW) Packages
- 

DB, DW, OR PW PACKAGE
(TOP VIEW)

| OEBA ${ }_{1}$ | $\cup_{24}$ | 4] $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{1}{ }^{2}$ | 23 | B1 |
| A2 3 | 22 | [ ${ }^{\text {2 }}$ |
| A3 4 | 21 | 1] B3 |
| A4 ${ }^{5}$ | 20 | ( B4 |
| A5 6 | 19 | - B5 |
| A6 7 | 18 | B6 |
| A7 8 | 17 | B7 |
| A8[9 | 16 | [ B8 |
| A9 10 | 15 | [ B9 |
| A10 11 | 14 | B10 |
| GND [12 |  | OEAB |

## description

This 10 -bit bus transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC861A is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.
This device allows data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic levels at the output-enable ( $\overline{\mathrm{OEAB}}$ and $\overline{\mathrm{OEBA}}$ ) inputs.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC861A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\text { OEAB }}$ | $\overline{\text { OEBA }}$ |  |
| L | H | A data to B bus |
| H | L | B data to A bus |
| H | H | Isolation <br> L |
| L | Latch $A$ and B <br> $(A=B)$ |  |

## SN74LVC861A

10-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



To Nine Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) : (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\text {JA }}\) (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(104^{\circ} \mathrm{C} / \mathrm{W}\)
    DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(81^{\circ} \mathrm{C} / \mathrm{W}\)
    PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(120^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(T_{\text {stg }}\)
\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^38]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{I} \mathrm{OL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |  |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{I} \mathrm{OL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| $\mathrm{l}_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| $\mathrm{l}^{\text {OZ }}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |  |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}$ § |  |  |  | 10 |  |  |
| $\Delta_{\text {I CC }}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 | pF |  |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 7 | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter IOZ includes the input leakage current.
§ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | B or A | I | 1 | 9 | 1 |  | 6.8 | 1.3 | 6.4 | ns |
| $t_{\text {en }}$ | $\overline{\text { OEAB }}$ or $\overline{O E B A}$ | A or B | \\| | I | I | I |  | 8.2 | 1 | 7 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { OEAB or } \overline{O E B A}}$ | $A$ or $B$ | \\| | 9 | I | 9 |  | 6.6 | 1.7 | 5.9 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\#}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

TThis information was not available at the time of publication.
\# Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | I | I | 29 |  |
|  |  | Outputs disabled | I |  | \\| | 5 | pF |

IThis information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \\ \text { Open } \end{gathered}$ |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

vOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



LOAD CIRCUIT


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


Voltage waverorms
PULSE DURATION


[^39]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\quad t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms


Figure 3. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This 9-bit bus transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC863A is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.
This device allows data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic levels at the output-enable ( $\overline{\mathrm{OEAB}}$ and $\overline{\mathrm{OEBA}}$ ) inputs.
The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down.
Inputs can be driven from either 3.3-V or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\bar{O}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC863A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  | OPERATION |
| OEAB1 | OEAB2 | OEBA1 | OEBA2 |  |
| L | L | L | L | Latch A and B |
| L | L | H | X | A to B |
| L | L | X | H |  |
| H | X | L | L | B to A |
| X | H | L | L |  |
| H | X | H | X | Isolation |
| H | X | X | H |  |
| X | H | X | H |  |
| X | H | H | X |  |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## To Eight Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

> Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
> -0.5 V to 6.5 V

Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$
(see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$




Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ..................................... 104${ }^{\circ} \mathrm{C} / \mathrm{W}$
DW package ........................................ $81^{\circ} \mathrm{C} / \mathrm{W}$
PW package ...................................... 120 ${ }^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| ${ }^{\text {Cc }}$ | Supply voliage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  |  | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Vo | Output voltage | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| OH |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IOL |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{CC}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |  |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |  |
| 1 | Control inputs | $\mathrm{V}_{1}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| $\mathrm{l}_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| $\mathrm{l}_{\mathrm{OZ}}{ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{I} \mathrm{O}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |  |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V}$ § |  |  |  | 10 |  |  |
| $\Delta \mathrm{l}$ CC |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 5 | pF |  |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 7 | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter IOZ includes the input leakage current.
§ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | B or A | I | 1 | II | I |  | 6.8 | 1.7 | 6.1 | ns |
| ten | $\overline{\text { OEAB }}$ or $\overline{\text { OEBA }}$ | A or B | \\| | I | \\| | I |  | 8.3 | 1.2 | 7.2 | ns |
| ${ }_{\text {dis }}$ | $\overline{\mathrm{OEAB}}$ or $\overline{\mathrm{OEBA}}$ | A or B | 1 | I | 1 | I |  | 7 | 2 | 6.3 | ns |

$\pi$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | I | I | 27 |  |
|  |  | Outputs disabled | \\| |  | \\| | 5 | pF |

T This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$


| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^40]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t P L H$ and $t P H L$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^41]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\text {pd }} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\quad$ tPLH and tPHL are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This octal bus transceiver and register is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable ( $\overline{\text { CLKENAB }}$ or $\overline{\text { CLKENBA }}$ ) input is low. Taking the output-enable ( $\overline{\mathrm{OEAB}}$ or $\overline{\mathrm{OEBA}}$ ) input low accesses the data on either port.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC2952A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE $\dagger$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |
| OUTPUT |  |  |  |  |
| CLKENAB | CLKAB | $\overline{\text { OEAB }}$ | A | B |
| H | X | L | X | $\mathrm{B}_{0^{\ddagger}}$ |
| X | H or L | L | X | $\mathrm{B}_{0} \ddagger$ |
| L | $\uparrow$ | L | L | L |
| L | $\uparrow$ | L | H | H |
| X | X | H | X | Z |

†A-to-B data flow is shown; B -to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.
$\ddagger$ Level of $B$ before the indicated steady-state input conditions were established
logic symbol§

§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels

## SN74LVC2952A

## OCTAL BUS TRANSCEIVER AND REGISTER

## WITH 3-STATE OUTPUTS

SCAS311F - JANUARY 1993 - REVISED JUNE 1998

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\)-0.5 V to 6.5 V
Input voltage range, VI:(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
(see Notes 1 and 2)
-0.5 V to V 
Input clamp current, liK (V \ 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - . 50 mA
Output clamp current, IOK (}\mp@subsup{\textrm{V}}{\textrm{O}}{< < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - . 50 mA
Continuous output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 550 mA
Continuous current through V VC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }100\mathrm{ m mA
```



```
DW package ...................... . . . . . . . . . . . . . . 810}\textrm{C}/\textrm{W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1200}\textrm{C}/\textrm{W
Storage temperature range, T}\mp@subsup{T}{\mathrm{ stg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65*}}{
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended oprating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply voltage | Operating | 1.65 | 3.6 | V |
| VC | Supply volage | Data retention only | 1.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| Vo | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| , | Output volage | 3 state | 0 | 5.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | A |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | 4 |  |
|  | level | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IoL | evel | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^42]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 |  |
|  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  |  | $\mathrm{OL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 | V |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{l}^{\text {OZ }}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 10 | $\mu \mathrm{A}$ |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V}$ § |  |  |  | 10 |  |
| $\Delta_{\text {I }} \mathrm{CC}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 | pF |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 8.5 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter loz includes the input leakage current.
§ This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)


[^43]switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| tpd | CLKAB or CLKBA | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.8 | 1 | 8.2 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 9 | 1 | 7.8 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.8 | 1 | 7.8 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 79 | pF |
|  |  | Outputs disabled | † |  | $\dagger$ | 41 |  |  |

[^44]
# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ 



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{tPLZ}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and tPHZ are the same as $t_{\text {dis }}$.
F. $\mathrm{tPZLL}^{2}$ and $\mathrm{P} Z \mathrm{H}$ are the same as ten.
G. $\operatorname{tPLH}$ and tPHL are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms
General Information
LVC Gates and MSI ..... 2
LVC Octals3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI6
LV Octals ..... 7
Application Reports8
Mechanical Data9

## Contents

Page
SN74LVCH16240A 16-Bit Buffer/Driver With 3-State Outputs ..... 4-3
SN74LVCH16241A 16-Bit Buffer/Driver With 3-State Outputs ..... 4-13
SN74LVC16244A 16-Bit Buffer/Driver With 3-State Outputs ..... 4-23
SN74LVCH16244A 16-Bit Buffer/Driver With 3-State Outputs ..... 4-31
SN74LVC16245A 16-Bit Bus Transceiver With 3-State Outputs ..... 4-41
SN74LVCH16245A 16-Bit Bus Transceiver With 3-State Outputs ..... 4-49
SN74LVCH16373A 16-Bit Transparent D-Type Latch With 3-State Outputs ..... 4-59
SN74LVCH16374A 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs ..... 4-67
SN74LVCH16540A 16-Bit Buffer/Driver With 3-State Outputs ..... 4-77
SN74LVCH16541A 16-Bit Buffer/Driver With 3-State Outputs ..... 4-85
SN74LVCH16543A 16-Bit Registered Transceiver With 3-State Outputs ..... 4-93
SN74LVCH16646A 16-Bit Bus Transceiver and Register With 3-State Outputs ..... 4-103
SN74LVCH16652A 16-Bit Bus Transceiver and Register With 3-State Outputs ..... 4-115
SN74LVCH16952A 16-Bit Registered Transceiver With 3-State Outputs ..... 4-127
SN74LVC161284 19-Bit Bus Interface With 3-State Outputs ..... 4-137
SN74LVCH162244A 16-Bit Buffer/Driver With 3-State Outputs ..... 4-145
SN74LVCHR162245A 16-Bit Bus Transceiver With 3-State Outputs ..... 4-155

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16 -bit buffer/driver is designed for $1.65-\mathrm{V}$ to 3.6-V V CC operation.

The SN74LVCH16240A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE} \text { ) inputs. }}$
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16240A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each 4-bit buffer)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | A | $\mathbf{Y}$ |
| L | $H$ | L |
| L | L | $H$ |
| $H$ | $X$ | $Z$ |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$(see Note 1)- 0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$(see Notes 1 and 2)Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$$-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, lo ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DGG package ..... $89^{\circ} \mathrm{C} / \mathrm{W}$
DL package ..... $94^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| $V_{\text {CC }}$ | Supply voliage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  | utput | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Ut volta | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
| IO | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | V CC | MIN | TYP ${ }^{\text {¢ }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |  |
|  |  |  | 3 V | 2.4 |  |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $I_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V | $\ddagger$ |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0$ to 3.6 V § |  | 3.6 V | $\pm 500$ |  |  |  |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {I C C }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $10=0$ | 3.6 V |  |  | 20 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V}$ V |  |  |  |  | 20 |  |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 6 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
I This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

$\ddagger$ This information was not available at the time of publication.

## SN74LVCH16240A

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 34 | pF |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 3 |  |  |

[^45]INSTRUMENTS

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and $\mathrm{t}_{\mathrm{PH}} \mathrm{Z}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


[^46]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\mathrm{pd}}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $\mathrm{tPHZ}^{2}$ are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\quad \mathrm{TPLH}$ and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16 -bit buffer/driver is designed for $1.65-\mathrm{V}$ to 3.6-V $\mathrm{V}_{\mathrm{CC}}$ operation.

The SN74LVCH16241A is designed specifically to improve both the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device can be used as four 4-bit buffers, two 8 -bit buffers, or one 16 -bit buffer, and provides true outputs and complementary output-enable ( OE and $\overline{\mathrm{OE}}$ ) inputs.

DGG OR DL PACKAGE
(TOP VIEW)


To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16241A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLES |  |  |
| :---: | :---: | :---: |
| INPUTS |  | OUTPUTS |
| 1 $\overline{O E}, 4 \overline{O E}$ | 1A, 4A | 1Y, 4Y |
| L | H | H |
| L | L | L |
| H | X | Z |


| INPUTS |  | OUTPUTS |
| :---: | :---: | :---: |
| 2OE, 30E | 2A, 3A | 2Y, 3Y |
| $H$ | $H$ | $H$ |
| $H$ | $L$ | $L$ |
| L | $X$ | $Z$ |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}} \ldots . . \ldots . .$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{\mathrm{I}} \ldots . .$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$
(see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right) \ldots . .$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Continuous output current, $\mathrm{I}_{\mathrm{O}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\text {JA }}$ (see Note 3): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 ${ }^{\circ} \mathrm{C} / \mathrm{W}$
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $94^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | V cc | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $I_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |
|  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V |  | $\pm 500$ |  |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | $10=0$ | 3.6 V |  | 20 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}$ § |  |  |  | 20 |  |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| tpd | A | Y |  |  |  |  | ns |
| ten | OE or $\overline{\mathrm{OE}}$ | Y |  |  |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | OE or $\overline{O E}$ | Y |  |  |  |  | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ |  |  |  | pF |
|  |  | Outputs disabled |  |  |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}
$$



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\mathrm{pd}}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} \mathrm{t}_{\mathrm{PZH}}$ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\quad \mathrm{P} P \mathrm{LH}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation On All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16 -bit buffer/driver is designed for $1.65-\mathrm{V}$ to 3.6-V VCC operation.

The SN74LVC16244A is designed specifically to improve the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE}})$ inputs.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC16244A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each 4-bit buffer)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| OE | A | Y |
| L | $H$ | $H$ |
| L | L | L |
| $H$ | $X$ | $Z$ |

## SN74LVC16244A

16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
SCES061G - DECEMBER 1995 - REVISED JUNE 1998
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$
(see Note 1)

- 0.5 V to 6.5 V

Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DGG package ................................... 89 $\mathrm{C} / \mathrm{W}$
DL package ....................................... $94^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply voltage | Operating | 1.65 | 3.6 | V |
| $V_{\text {CC }}$ | Supply voltage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  |  | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $V_{0}$ | Output voltage | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| OH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
| IO | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IOL |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\mathrm{I}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |  |
|  |  |  | 3 V | 2.4 |  |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |  |
| VOL | $\mathrm{lOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | 0.2 |  |  | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  |  |  |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V | 0.7 |  |  |  |
|  | $\mathrm{OL}=12 \mathrm{~mA}$ |  | 2.7 V | 0.4 |  |  |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V | 0.55 |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V | $\pm 5$ |  |  | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 | $\pm 10$ |  |  | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | $\mathrm{l}=0$ | 3.6 V | 20 |  |  | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V} \ddagger$ |  |  |  |  | 20 |  |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $V_{C C}$ or GND |  | 2.7 V to 3.6 V |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5.5 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 6 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | § | § | § | § |  | 4.7 | 1.1 | 4.1 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 5.8 | 1 | 4.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | § | § | § | § |  | 6.2 | 1.8 | 5.8 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {I }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

§ This information was not available at the time of publication.
II Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | § | § | 34 | pF |
|  |  | Outputs disabled | § |  | § | 4 |  |  |

[^47]
# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t P L H$ and $t P H L$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathbf{t P Z L}$ | 6 V |
| $\mathbf{t}_{\text {PHZ }} / \mathbf{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{t}_{\mathrm{PLL}}$ and tPZH are the same as $\mathrm{t}_{\mathrm{en}}$.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

DGG OR DL PACKAGE
(TOP VIEW)


This 16 -bit buffer/driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16 -bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE}})$ inputs.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16244A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each 4-bit buffer)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | $\mathbf{A}$ |  |
| L | $H$ | $H$ |
| L | L | L |
| H | X | Z |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$(see Note 1)- 0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$(see Notes 1 and 2)
$\qquad$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, lo ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DGG package ..... $89^{\circ} \mathrm{C} / \mathrm{W}$
DL package ..... $94^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply voltage | Operating | 1.65 | 3.6 | V |
|  | Supply volage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | utput voltage | 3 state | 0 | 5.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
| IOL | Low-level output curn | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |  |
|  |  |  | 3 V | 2.4 |  |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $I_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V | $\ddagger$ |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  | $\mathrm{V}_{1}=0$ to 3.6 V § |  | 3.6 V |  |  | $\pm 500$ |  |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  |  | 20 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}$ V |  |  |  |  | 20 |  |
| $\Delta^{\text {I CC }}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5.5 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 6 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
II This applies in the disabled state only.

## SN74LVCH16244A

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 4.7 | 1.1 | 4.1 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 5.8 | 1 | 4.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.2 | 1.8 | 5.8 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 34 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 4 |  |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |



> VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times V_{C C}$ |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^48]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \hline \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $\mathrm{tPHZ}^{2}$ are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\quad \mathrm{TPLH}$ and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit (dual-octal) noninverting bus transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

DGG OR DL PACKAGE
(TOP VIEW)


The SN74LVC16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.
This device can be used as two 8-bit transceivers or one 16 -bit transceiver. It allows data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so that the buses are effectively isolated.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

The SN74LVC16245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each 8-bit section)

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| OE | DIR |  |
| L | L | B data to A bus |
| L | $H$ | A data to B bus |
| $H$ | $X$ | Isolation |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Voltage range applied to any output in the high-impedance or power-off state, } \mathrm{V}_{\mathrm{O}} \\
& -0.5 \mathrm{~V} \text { to } 6.5 \mathrm{~V} \\
& \text { Voltage range applied to any output in the high or low state, } \mathrm{V}_{\mathrm{O}}
\end{aligned}
$$

$$
\begin{aligned}
& \text { DL package ........................................ } 94^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| ${ }^{\text {Cc }}$ | Supply volage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  |  | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | O | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| OH |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
| IOL | Low-level output current | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IOL |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 |  |
|  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  |  | $\mathrm{OL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 | V |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{l}^{\text {OZ }}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 20 | $\mu \mathrm{A}$ |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V}$ § |  |  |  | 20 |  |
| $\Delta^{\text {I CC }}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 | pF |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 7.5 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter IOZ includes the input leakage current.
§ This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | B or A | I | 9 | II | If |  | 4.7 | 1 | 4 | ns |
| ten | $\overline{\mathrm{OE}}$ | A or B | I | 9 | I | 9 |  | 6.7 | 1.5 | 5.5 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | \\| | 9 | II | 9 |  | 7.1 | 1.5 | 6.6 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\text {\# }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

IT This information was not available at the time of publication.
\# Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | I | I | 38 | pF |
|  |  | Outputs disabled | \\| |  | \\| | 4 |  |  |

[^49]
# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{VCC}$ |
| ${ }_{\text {tPHZ }} /{ }^{\text {P }}$ PZH | Open |


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\ddagger} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. tpZL and tPZH are the same as ten.
G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { AND } 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic $\mathbf{3 0 0}$-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit (dual-octal) noninverting bus transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.
This device can be used as two 8 -bit transceivers or one 16 -bit transceiver. It allows data transmission from the A bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so that the buses are effectively isolated.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each 8-bit section)

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| OE | DIR |  |
| L | L | B data to A bus |
| L | $H$ | A data to B bus |
| $H$ | $X$ | Isolation |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$

-0.5 V to 6.5 V

Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$






Storage temperature range, $\mathrm{T}_{\text {stg }} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . .65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| ${ }^{\text {Cc }}$ | Supply volage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  |  | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Vo | O | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| OH |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
| IOL | Low-level output current | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IOL |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
If For I/O ports, the parameter loz includes the input leakage current, but not $\mathrm{I}_{\text {(hold) }}$.
\# This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | B or A | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 4.7 | 1 | 4 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 6.7 | 1.5 | 5.5 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.1 | 1.5 | 6.6 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\\|}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\ddagger$ This information was not available at the time of publication.
Il Skew between any two outputs of the same package switching in the same direction

## SN74LVCH16245A

16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES063G - DECEMBER 1995 - REVISED JUNE 1998
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 40 | pF |
|  |  | Outputs disabled | $\dagger$ |  | † | 4 |  |  |

[^50]INSTRUMENTS

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathbf{t P Z L}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |





NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION 

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^51]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZLL}^{2}$ and PZZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit transparent D-type latch is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8 -bit latches or one 16 -bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the $D$ inputs.

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{C}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16373A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\mathbf{O E}$ | LE | D | Q |
| L | $H$ | $H$ | $H$ |
| L | $H$ | L | L |
| L | L | X | $Q_{0}$ |
| $H$ | $X$ | $X$ | $Z$ |

## logic symbol $\dagger$


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels


To Seven Other Channels

# SN74LVCH16373A <br> 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS <br> SCAS568G - MARCH 1996 - REVISED JUNE 1998 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
Continuous current through each VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{J A}\) (see Note 3): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 \(\mathrm{C} / \mathrm{W}\)
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(94^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\)
\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYP ${ }^{\text {¢ }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |  |
|  |  |  | 3 V | 2.4 |  |  |  |
|  | $\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $l_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V | $\ddagger$ |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |  |
|  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0$ to 3.6 V § |  | 3.6 V |  | $\pm 500$ |  |  |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  |  | 20 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{VT}$ |  |  |  |  | 20 |  |
| ${ }^{\text {I }} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 6.5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
II This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, LE high | $\ddagger$ |  | $\ddagger$ |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LE $\downarrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.7 |  | 1.7 |  | ns |
| th | Hold time, data after LE $\downarrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.2 |  | 1.2 |  | ns |

$\ddagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | $\mathbf{M I N}$ | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | D | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 4.9 | 1.6 | 4.2 | ns |
|  | LE |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 5.3 | 2.1 | 4.6 |  |
| ten | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 5.7 | 1.3 | 4.7 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.3 | 2.5 | 5.9 | ns |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per latch | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 39 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 6 |  |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t P L Z$ and $t P H Z$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$ 



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tPLZ $^{\prime}$ tPZL | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |





NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $\quad \mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { AND } 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
$$



## VOLTAGE WAVEFORMS <br> ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit edge-triggered D-type flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8 -bit flip-flops or one 16 -bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

## SN74LVCH16374A

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCAS565F - MARCH 1996 - REVISED JUNE 1998

## description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16374A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| $c$ |  |  |
| :---: | :---: | :---: |
| FUNCTION TABLE <br> (each flip-flop) |  |  |
| INPUTS    <br> OUTPUT    <br> $\overline{\text { OE }}$ CLK D Q <br> L $\uparrow$ $H$ $H$ <br> L $\uparrow$ L L <br> L H or L X $Q_{0}$ <br> H X X Z |  |  |

logic symbol†

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply | -0.5 V to 6.5 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) | -0.5 V to 6.5 V |
| Voltage range applied to any output in the high-impedance or p (see Note 1) | $-0.5 \mathrm{~V} \text { to } 6.5 \mathrm{~V}$ |
| Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ | -50 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ | 50 mA |
| Continuous output current, Io | $\pm 50 \mathrm{~mA}$ |
| Continuous current through each V CC or GND | $\pm 100 \mathrm{~mA}$ |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 3): DGG package | $89^{\circ} \mathrm{C} / \mathrm{W}$ |
| DL package | $94^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| esses beyond those listed under "absolute maximum ratings" may cause permanen ctional operation of the device at these or any other conditions beyond those ind plied. Exposure to absolute-maximum-rated conditions for extended periods may | se are stress ratings only, and operating conditions" is not |
| ES: 1. The input negative-voltage and output voltage ratings may be exceeded <br> 2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions | nt ratings are observed. |
| 3. The package thermal impedance is calculated in accordance with JESD |  |

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| $V_{\text {CC }}$ | Supply voliage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  | utput | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Ut volta | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
| IO | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |  |
|  |  |  | 3 V | 2.4 |  |  |  |
|  | $\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |  |
| VOL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $l_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V | $\ddagger$ |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{I}}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |  |
|  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0$ to 3.6 V § |  | 3.6 V |  |  | $\pm 500$ |  |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{CC}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | $\mathrm{l} \mathrm{O}=0$ | 3.6 V |  |  | 20 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V}$ \\| |  |  |  |  | 20 |  |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 6.5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
I This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | $\ddagger$ |  | $\ddagger$ |  | 150 |  | 150 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low | $\ddagger$ |  | $\ddagger$ |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.9 |  | 1.9 |  | ns |
| th | Hold time, data after CLK $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.1 |  | 1.1 |  | ns |

$\ddagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {f max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| tpd | CLK | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 4.9 | 1.5 | 4.5 | ns |
| ten | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 5.3 | 1.5 | 4.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.1 | 1.5 | 5.5 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per flip-flop | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 58 | pF |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 24 |  |  |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}^{\prime} \\ \mathrm{t}_{\mathrm{PH}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{C C} \\ \text { Open } \end{gathered}$ |



> VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and $\mathrm{t}_{\mathrm{PH}} \mathrm{Z}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times V_{C C}$ |
| tPHZ/tPZH | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^52]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as $t_{e n}$.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \hline \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\quad \mathrm{TPLH}$ and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages


## description

This 16 -bit buffer/driver is designed for $1.65-\mathrm{V}$ to 3.6-V $V_{C C}$ operation, and provides a high-performance bus interface for wide data paths.
The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{OE} 2}$ ) input is high, all corresponding outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16540A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each 8-bit section)

| INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |
| OE1 | $\overline{\text { OE2 }}$ | A | Y |
| L | L | L | H |
| L | L | H | L |
| H | X | X | Z |
| X | H | X | Z |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels


To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$




```
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
```





```
Continuous output current, IO . .......................................................................... \(\pm 50 \mathrm{~mA}\)
Continuous current through each \(\mathrm{V}_{\mathrm{CC}}\) or GND ..................................................... \(\pm 100 \mathrm{~mA}\)
```



```
DL package ....................................... \(94^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\)
\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\text {CC }}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {I OL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| TA | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{C}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | V CC | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |  |
|  |  |  | 3 V | 2.4 |  |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $I_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V | $\ddagger$ |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |  |
|  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  | $\mathrm{V}_{1}=0$ to 3.6 V § |  | 3.6 V | $\pm 500$ |  |  |  |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 | $\pm 10$ |  |  | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | $10=0$ | 3.6 V | 20 |  |  | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}$ V |  |  |  |  | 20 |  |
| ${ }^{\Delta l} \mathrm{CC}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $V_{C C}$ or GND |  | 2.7 V to 3.6 V |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 6.5 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
I This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 4.5 | 1 | 3.7 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.9 | 1.5 | 4.8 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 6.3 | 1.6 | 5.9 | ns |

[^53]operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 34 | pF |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 2 |  |  |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \\ \text { Open } \end{gathered}$ |




VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ 



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS PULSE DURATION


## VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $\mathrm{t}_{\mathrm{PH}} \mathrm{HZ}$ are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. tPZL and tPZH are the same as ten.
G. $\quad \mathrm{PLLH}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic 300-mil Shrink Small-Outline (DL) Packages


## description

DGG OR DL PACKAGE
(TOP VIEW)

| $1 \overline{\mathrm{OE}} \sqrt{1}$ |  | 8] $\overline{\mathrm{OE} 2}$ |
| :---: | :---: | :---: |
| $1 \mathrm{Y} 1{ }^{2}$ | 47 | ${ }^{1} 1{ }^{1}$ |
| $1 \mathrm{Y} 2{ }^{\text {d }}$ | 46 | 1 122 |
| GND 4 | 45 | [GND |
| 1 Y3 ${ }^{\text {c }}$ | 44 | 1A3 |
| $1 \mathrm{Y} 4{ }^{\text {c }}$ | 43 | 1A4 |
| v ${ }_{\text {CC }}$ [7 | 42 | $\mathrm{V}_{\mathrm{CC}}$ |
| 1 Y 58 | 41 | 1 1A5 |
| 1 Y 69 | 40 | 1A6 |
| GND 10 | - 39 | ]GND |
| 1 Y 711 | 38 | 1A7 |
| 1 Y 812 | 27 | 1A8 |
| $2 \mathrm{Y} 1{ }^{13}$ | 36 | 2A1 |
| 2 Y 214 | 45 | 2A2 |
| GND 15 | 54 | 4]GND |
| $2 \mathrm{Y}_{3} 16$ | 633 | 2A3 |
| 2 Y 417 | 72 | 2A4 |
| $\mathrm{V}_{\text {CC }} 18$ | 81 | $1 \mathrm{~V}_{\mathrm{CC}}$ |
| 2 Y 519 | 30 | 2A5 |
| 2 Y 620 | 29 | $]^{2 A 6}$ |
| GND 21 | 128 | 8 GND |
| $2 \mathrm{Y7}$ [22 | 27 | 2A7 |
| $2 \mathrm{Y} 8^{23}$ | - 26 | 2A8 |
| $2 \mathrm{OE1} 24$ |  | [ $2 \overline{O E} 2$ |

This 16 -bit buffer/driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16541A is a noninverting 16-bit buffer composed of two 8 -bit sections with separate output-enable signals. For either 8 -bit buffer section, the two output-enable (1 $\overline{\mathrm{OE}} 1$ and $1 \overline{\mathrm{OE} 2}$ or $2 \overline{\mathrm{OE}}$ and $2 \overline{\mathrm{OE} 2}$ ) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8 -bit buffer section are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16541A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each 8-bit section) |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS    <br> OUTPUT    <br> OE1 OE2 A Y <br> L L L L <br> L L H H <br> H X X Z <br> X H X Z |  |  |  |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels


To Seven Other Channels

# SN74LVCH16541A <br> 16-BIT BUFFER/DRIVER <br> WITH 3-STATE OUTPUTS <br> SCAS567G - MARCH 1996 - REVISED JUNE 1998 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
```



```
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\text {JA }}\) (see Note 3): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(89^{\circ} \mathrm{C} / \mathrm{W}\)
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(94^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\)
\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {I OL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
II This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5 | 1.1 | 4.2 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 6.9 | 1.5 | 5.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.4 | 1.9 | 6.8 | ns |

[^54]operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \text { VCC }=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 35 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 4 | pF |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S 1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\mathrm{tLZ}} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{tPZH}$ | Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ 



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


> VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {t }}$ d | Open |
| tPLZ/tPZL | $2 \times \mathrm{V}$ CC |
| ${ }_{\text {tPHZ }} /{ }_{\text {P }}$ | GND |


vOLTAGE WAVEFORMS PULSE DURATION


[^55]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathrm{t}_{\mathrm{PZL}}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |




OTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ $^{2}$ and tPHZ are the same as $t_{\text {dis. }}$.
F. tpZL and tpZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit registered transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16543A can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{\mathrm{LEAB}}$ or $\overline{\mathrm{LEBA}}$ ) and output-enable ( $\overline{O E A B}$ or $\overline{O E B A}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{\mathrm{CEAB}}$ ) input must be low to enter data from A or to output data from B . If $\overline{\mathrm{CEAB}}$ is low and $\overline{\mathrm{LEAB}}$ is low, the $A$-to- B latches are transparent; a subsequent low-to-high transition of $\overline{\mathrm{LEAB}}$ puts the $A$ latches in the storage mode. With $\overline{C E A B}$ and $\overline{O E A B}$ both low, the 3 -state $B$ outputs are active and reflect the data present at the output of the $A$ latches. Data flow from $B$ to $A$ is similar, but requires using the $\overline{\mathrm{CEBA}}, \overline{\mathrm{LEBA}}$, and OEBA inputs.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

## description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16543A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE $\dagger$ (each 8-bit section) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  | $\begin{gathered} \text { OUTPUT } \\ \text { B } \end{gathered}$ |
| CEAB | $\overline{\text { LEAB }}$ | OEAB | A |  |
| H | X | X | X | Z |
| X | X | H | X | Z |
| L | H | L | X | $\mathrm{B}_{0} \ddagger$ |
| L | L | L | L | L |
| L | L | L | H | H |

$\dagger$ A-to- B data flow is shown; B -to-A flow control is the same except that it uses $\overline{\mathrm{CEBA}}, \overline{\mathrm{LEBA}}$, and $\overline{\mathrm{OEBA}}$.
$\ddagger$ Output level before the indicated steady-state input conditions were established
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## SN74LVCH16543A

16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS317F - NOVEMBER 1993 - REVISED JUNE 1998
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, V
                -0.5 V to 6.5 V
Input voltage range, 洺:(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, }\mp@subsup{\textrm{V}}{\textrm{O}}{
    (see Notes 1 and 2)
        -0.5 V to V 
    Input clamp current, lIK (V \ 0 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - . . . . m0 mA
    Output clamp current, IOK (}\mp@subsup{\textrm{V}}{\textrm{O}}{<00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 50 mA
    Continuous output current, lO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
    Continuous current through each V CC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }\pm100 mA
```



```
    DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 . % C/W
Storage temperature range, }\mp@subsup{T}{\mathrm{ stg}}{
        -65 ' C to }15\mp@subsup{0}{}{\circ}\textrm{C
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\text {CC }}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| ${ }^{\mathrm{I}} \mathrm{H}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^56]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
I For I/O ports, the parameter IOZ includes the input leakage current, but not $\mathrm{I}_{\text {(hold) }}$.
\# This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

|  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, $\overline{\mathrm{LE}}$ or $\overline{\mathrm{CE}}$ low | $\ddagger$ |  | $\ddagger$ |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before $\overline{\mathrm{LE}}$ or $\overline{\mathrm{CE}} \downarrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.1 |  | 1.1 |  | ns |
| $\mathrm{th}^{\text {h }}$ | Hold time, data after $\overline{\text { LE }}$ or $\overline{\mathrm{CE}} \downarrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.9 |  | 1.9 |  | ns |

[^57]switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | A or B | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.1 | 1.2 | 5.4 | ns |
|  | $\overline{\mathrm{LE}}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.4 | 1.5 | 6.1 |  |
| ten | $\overline{\mathrm{CE}}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.9 | 1.2 | 6.6 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.1 | 1.5 | 6.6 |  |
| ten | $\overline{\mathrm{OE}}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.6 | 1 | 6.3 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.9 | 1.5 | 6.3 |  |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 44 | pF |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 4 |  |  |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{tPZH}$ | Open |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{p L Z}$ and $\mathrm{tphz}^{2}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit bus transceiver and register is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16646A can be used as two 8-bit transceivers or one 16 -bit transceiver. The device consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16646A.
Output-enable ( $\overline{\mathrm{OE}}$ ) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when $\overline{\mathrm{OE}}$ is low. In the isolation mode ( $\overline{\mathrm{OE}}$ high), A data can be stored in one register and/or B data can be stored in the other register.

## description (continued)

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.
The SN74LVCH16646A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O† |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | DIR | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| X | X | $\uparrow$ | X | X | X | Input | Unspecified | Store A, B unspecified ${ }^{\dagger}$ |
| X | X | X | $\uparrow$ | X | X | Unspecified | Input | Store B, A unspecified ${ }^{\dagger}$ |
| H | X | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store A and B data |
| H | X | H or L | H or L | X | X | Input | Input | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored $B$ data to $A$ bus |
| L | H | X | X | L | X | Input | Output | Real-time A data to B Bus |
| L | H | H or L | X | H | X | Input | Output | Stored A data to bus |

$\dagger$ The data-output functions may be enabled or disabled by various signals at $\overline{O E}$ or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


STORAGE FROM


TO A AND/OR B A, B, OR A AND B

Figure 1. Bus-Management Functions
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## SN74LVCH16646A

## 16-BIT BUS TRANSCEIVER AND REGISTER

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\)-0.5 V to 6.5 VInput voltage range, \(\mathrm{V}_{\mathrm{I}}\) : (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 VVoltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)(see Note 1)-0.5 V to 6.5 VVoltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)(see Notes 1 and 2)-0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
```

Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, lo ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 3) DGG package ..... $81^{\circ} \mathrm{C} / \mathrm{W}$
DL package ..... $74^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

```
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| VCC | Suppl | Data retention only | 1.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $V_{0}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Outputvolage | 3 state | 0 | 5.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | A |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IOL | Low-level output curent | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^58]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| VOL |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{I} \mathrm{OL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |  |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{I} \mathrm{OL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{l} \mathrm{OL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| $l^{\prime}$ (hold) | A or B ports | $\mathrm{V}_{\mathrm{I}}=0.58 \mathrm{~V}$ |  | 1.65 V | $\ddagger$ |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0$ to 3.6 V § |  | $3 . .6 \mathrm{~V}$ |  | $\pm 500$ |  |  |
| $l_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| loz ${ }^{\text {I }}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 20 | $\mu \mathrm{A}$ |  |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V}^{\#}$ |  |  |  | 20 |  |  |
| ${ }^{\Delta} \mathrm{CCC}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 | pF |  |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 8.5 | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
If For I/O ports, the parameter loz includes the input leakage current, but not $\mathrm{I}_{\text {(hold) }}$.
\# This applies in the disabled state only.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 through 4)

|  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | $\ddagger$ |  | $\ddagger$ |  | 150 |  | 150 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low | $\ddagger$ |  | $\ddagger$ |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 3.2 |  | 2.9 |  | ns |
| th | Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 0 |  | 0.3 |  | ns |

[^59]switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ +0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| $t_{\text {tpd }}$ | A or B | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.8 | 1.3 | 5.7 | ns |
|  | CLKAB or CLKBA | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.9 | 1.8 | 6.7 |  |
|  | SAB or SBA |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 9.2 | 1.7 | 7.7 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.5 | 1.3 | 6.9 | ns |
| ${ }_{\text {dis }}$ |  |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.7 | 2.1 | 6.9 |  |
| ten | DIR | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.5 | 1.4 | 7.2 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.8 | 2 | 7 |  |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 60 | pF |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 12 |  |  |

† This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t}_{\text {PLZ }} / \mathrm{t}_{\text {PZL }}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| ${ }^{t} \mathrm{pd}$ tpLZ/tPZL tPHZ/tPZH | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \\ \text { GND } \end{gathered}$ |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^60]NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\quad \mathrm{TPLH}$ and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic $\mathbf{3 0 0}$-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit bus transceiver and register is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16652A consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.
Complementary output-enable (OEAB and $\overline{\mathrm{OEBA}}$ ) inputs control the transceiver functions. Select-control (SAB and SBA) inputs select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16652A.

## description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OEBA}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Inputs can be driven from either $3.3-\mathrm{V}$ or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.
The SN74LVCH16652A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O $\dagger$ |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | OEBA | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store A and B data |
| X | H | $\uparrow$ | H or L | X | X | Input | Unspecified $\ddagger$ | Store A, hold B |
| H | H | $\uparrow$ | $\uparrow$ | X $\ddagger$ | X | Input | Output | Store A in both registers |
| L | X | H or L | $\uparrow$ | X | X | Unspecified $\ddagger$ | Input | Hold A, store B |
| L | L | $\uparrow$ | $\uparrow$ | X | X $\ddagger$ | Output | Input | Store B in both registers |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored $B$ data to $A$ bus |
| H | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| H | H | H or L | X | H | X |  | Output | Stored A data to B bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored $A$ data to $B$ bus and stored $B$ data to $A$ bus |

$\dagger$ The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or $\overline{\mathrm{OEBA}}$. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.
$\ddagger$ Select control = L; clocks can occur simultaneously.
Select control $=\mathrm{H}$; clocks must be staggered to load both registers.


STORAGE FROM
A, B, OR A AND B


TRANSFER STORED DATA
TO A AND/OR B

Figure 1. Bus-Management Functions
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## SN74LVCH16652A

## 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS <br> SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\)-0.5 V to 6.5 VInput voltage range, \(\mathrm{V}_{\mathrm{I}}\) : (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 6.5 VVoltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)(see Note 1)-0.5 V to 6.5 VVoltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)(see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
```

Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, lo ..... $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 3): DGG package ..... $81^{\circ} \mathrm{C} / \mathrm{W}$
DL package ..... $74^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

```
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply voltage | Operating | 1.65 | 3.6 | V |
| VCC | Supply vorage | Data retention only | 1.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  | tput volage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ |  |
|  | put volta | 3 state | 0 | 5.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| ${ }^{\mathrm{I}} \mathrm{OH}$ | Hign-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 |  |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^61]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{OH}=-24 \mathrm{~mA}$ | 3 V | 2.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{I} \mathrm{OL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |  |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{I} \mathrm{OL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| $l^{\prime}$ (hold) | A or B ports | $\mathrm{V}_{\mathrm{I}}=0.58 \mathrm{~V}$ |  | 1.65 V | $\not$ |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0$ to 3.6 V § |  | $3 . .6 \mathrm{~V}$ |  | $\pm 500$ |  |  |
| $\mathrm{I}_{\text {off }}$ |  | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| loz ${ }^{\text {I }}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ${ }^{\text {ICC }}$ |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 20 | $\mu \mathrm{A}$ |  |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {I }} \leq 5.5 \mathrm{~V}^{\#}$ |  |  |  | 20 |  |  |
| ${ }^{\Delta} \mathrm{CCC}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 5 | pF |  |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 8 | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
II For I/O ports, the parameter loz includes the input leakage current, but not $\mathrm{I}_{(\text {(hold })}$.
\# This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | $\ddagger$ |  | $\ddagger$ |  | 150 |  | 150 | MHz |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, CLK high or low | $\ddagger$ |  | $\ddagger$ |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 3.4 |  | 3 |  | ns |
| th | Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 0 |  | 0.2 |  | ns |

[^62]switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| ${ }^{\text {tpd }}$ | A or B | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.4 | 1.4 | 6.3 | ns |
|  | CLKAB or CLKBA | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.3 | 2.4 | 6.4 |  |
|  | SAB or SBA | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8.8 | 1.9 | 7.4 |  |
| ten | $\overline{\mathrm{OE}}$ or OE | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.6 | 1.6 | 6.3 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { OE or OE }}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.6 | 1.2 | 6.2 | ns |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 55 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 12 | pF |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{tPL}} / \mathrm{tPZL}^{\prime} \\ \mathrm{t}_{\mathrm{PH}} / \mathrm{tPZH}^{2} \end{gathered}$ | Open <br> $2 \times V_{C C}$ Open |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $\quad \mathrm{tPLH}$ and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


## VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { AND } 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\text {PLZ }} / \mathrm{tPZL}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P} Z \mathrm{H}}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\quad \mathrm{TPLH}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 4. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit registered transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH16952A contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. It can be used as two 8 -bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable ( $\overline{C E A B}$ or $\overline{C E B A}$ ) input is low. Taking the output-enable ( $\overline{\mathrm{OEAB}}$ or $\overline{\mathrm{OEBA}}$ ) input low accesses the data on either port.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCH16952A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE $\dagger$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS   OUTPUT <br> B    <br> CEAB CLKAB $\overline{\text { OEAB }}$ A <br> H X L X <br> $\mathrm{B} 0^{\ddagger}$    <br> X L L X <br> L $\uparrow$ $\mathrm{B} 0^{\ddagger}$  <br> L $\uparrow$ L L <br> X X H H |  |  |  |

†A-to-B data flow is shown; B-to-A data flow is similar, but uses $\overline{C E B A}$, CLKBA, and $\overline{O E B A}$.
$\ddagger$ Level of $B$ before the indicated steady-state input conditions were established

INSTRUMENTS
logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## SN74LVCH16952A

16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS320F - NOVEMBER 1993 - REVISED JUNE 1998
logic diagram (positive logic)


To Seven Other Channels


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Input voltage range, \(\mathrm{V}_{\mathrm{I}}\) : (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Note 1)
    -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, \(\mathrm{V}_{\mathrm{O}}\)
    (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\text {CC }}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right) \ldots . .\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\text {JA }}\) (see Note 3): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81¹ \(\mathrm{C} / \mathrm{W}\)
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(74^{\circ} \mathrm{C} / \mathrm{W}\)
Storage temperature range, \(T_{\text {stg }}\) \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of \(\mathrm{V}_{\mathrm{CC}}\) is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 | 3.6 | V |
|  |  | Data retention only | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3 state | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {I OL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^63]
## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
I For I/O ports, the parameter IOZ includes the input leakage current, but not $\mathrm{I}_{\text {(hold) }}$.
\# This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

$\dagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | CLKAB or CLKBA | B or A | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.6 | 1.6 | 6.6 | ns |
| $\mathrm{t}_{\text {en }}$ | OE | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 8 | 1.1 | 6.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 7.1 | 1.9 | 6.7 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 87 |  |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 43 |  |

$\dagger$ This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \\ \text { Open } \end{gathered}$ |




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=2.7 \mathrm{~V} \text { AND } 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
$$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathbf{t P Z L}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphz are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. $\mathrm{tPZL}^{2}$ and tPZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms

- 3-State Outputs Drive Bus Lines Directly
- 1.4-k $\Omega$ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Designed for the IEEE Std 1284-I (Level 1 Type) and IEEE Std 1284-II (Level 2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages


## description

The SN74LVC161284 is designed for 3-V to $3.6-\mathrm{V}$ $V_{C C}$ operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LVC161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level 1 type) and IEEE Std 1284-II (level 2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a $1.4-\mathrm{k} \Omega$ integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above $\mathrm{V}_{\mathrm{CC}}$ CABLE. If $\mathrm{V}_{\mathrm{CC}}$ CABLE is off, PERI LOGIC OUT is set to low.
The device has two supply voltages. $\mathrm{V}_{\mathrm{CC}}$ is designed for $3-\mathrm{V}$ to $3.6-\mathrm{V}$ operation. $\mathrm{V}_{\mathrm{CC}}$ CABLE supplies the inputs and output buffers of the cable side only and is designed for $3-\mathrm{V}$ to $3.6-\mathrm{V}$ and for $4.7-\mathrm{V}$ to $5.5-\mathrm{V}$ operation. Even when $\mathrm{V}_{\mathrm{CC}}$ CABLE is 3 V to 3.6 V , the cable-side $\mathrm{I} / \mathrm{O}$ pins are $5-\mathrm{V}$ tolerant.
The SN74LVC161284 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  | OUTPUT | MODE |
| :---: | :---: | :---: | :---: |
| DIR | HD |  |  |
| L | L | Open drain | A9-A13 to Y9-Y13 and PERI LOGIC IN to PERI LOGIC OUT |
|  |  | Totem pole | B1-B8 to A1-A8 and C14-C17 to A14-A17 |
| L | H | Totem pole | B1-B8 to A1-A8, A9-A13 to Y9-Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14-C17 to A14-A17 |
| H | L | Open drain | A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT |
|  |  | Totem pole | C14-C17 to A14-A17 |
| H | H | Totem pole | A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT |

## logic diagram



NOTES: A. The PMOS transistor prevents backdriving current from the signal pins to $V_{C C}$ CABLE when $V_{C C}$ CABLE is open or at GND.
B. The PMOS transistors prevent backdriving current from the signal pins to $\mathrm{V}_{C C}$ CABLE when $\mathrm{V}_{\mathrm{CC}}$ CABLE is open or at GND . The PMOS transistor is turned off when the associated driver is in the low state.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Supply voltage range: } \mathrm{V}_{\mathrm{CC}} \text { CABLE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 0.5 \mathrm{~V} \text { to } 7 \mathrm{~V}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Input and output voltage range, } \mathrm{V}_{\mathrm{I}} \text { and } \mathrm{V}_{\mathrm{O}} \text { : Cable side (see Notes } 1 \text { and 2) } \ldots \ldots \ldots \ldots \ldots . .2 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { Peripheral side (see Note 1) } \ldots . . . . . . .-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Continuous output current, Io: Except PERI LOGIC OUT ........................................... } \pm 50 \mathrm{~mA} \\
& \text { PERI LOGIC OUT . ........................................................... } \pm 100 \mathrm{~mA} \\
& \text { Continuous current through each } \mathrm{V}_{\text {CC }} \text { or GND ................................................... } \pm 200 \mathrm{~mA}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 3): DGG package .................................... 89}{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { DL package ....................................... } 94^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { Storage temperature range, } \mathrm{T}_{\text {stg }} \\
& -65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \\
& \dagger \text { Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and } \\
& \text { functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not } \\
& \text { implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. } \\
& \text { NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. } \\
& \text { 2. The ac input voltage pulsewidth is limited to } 40 \mathrm{~ns} \text { if the amplitude is greater than }-0.5 \mathrm{~V} \text {. } \\
& \text { 3. The package thermal impedance is calculated in accordance with JESD } 51 .
\end{aligned}
$$

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ CABLE | Supply voltage for the cable side, $\mathrm{V}_{\text {CC }} \mathrm{CABLE} \geq \mathrm{V}_{\text {CC }}$ |  | 3 | 5.5 | V |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | A, B, DIR, and HD | 2 |  | V |
|  |  | C14-C17 | 2.3 |  |  |
|  |  | HOST LOGIC IN | 2.6 |  |  |
|  |  | PERI LOGIC IN | 2 |  |  |
| VIL | Low-level input voltage | A, B, DIR, and HD |  | 0.8 | V |
|  |  | C14-C17 |  | 0.8 |  |
|  |  | HOST LOGIC IN |  | 1.6 |  |
|  |  | PERI LOGIC IN |  | 0.8 |  |
| $V_{1}$ | Input voltage | Peripheral side | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | Cable side | 0 | 5.5 |  |
| $\mathrm{V}_{\mathrm{O}}$ | Open-drain output voltage | HD low | 0 | 5.5 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | HD high, B and Y outputs |  | -14 | mA |
|  |  | A outputs and HOST LOGIC OUT |  | -4 |  |
|  |  | PERI LOGIC OUT |  | -0.5 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $B$ and $Y$ outputs |  | 14 | mA |
|  |  | A outputs and HOST LOGIC OUT |  | 4 |  |
|  |  | PERI LOGIC OUT |  | 84 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\text {CC }}$ CABLE = 5 V (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\mathrm{t}}$ | Input hysteresis | $\mathrm{V}_{\text {thH }}-\mathrm{V}_{\text {thL }}$ for all inputs except the C inputs and HOST LOGIC IN | 3.3 V | 0.4 |  |  | V |
|  |  | $\mathrm{V}_{\text {thH }}-\mathrm{V}_{\text {thL }}$ for the HOST LOGIC IN | 3.3 V | 0.2 |  |  |  |
|  |  | $\mathrm{V}_{\text {thH }}-\mathrm{V}_{\text {thL }}$ for the C inputs | 3.3 V | 0.8 |  |  |  |
| VIH | A, B, DIR, HD, and PERI LOGIC IN |  | 3 V to 3.6 V | 2 |  |  | V |
|  | C inputs |  | 3.45 V | 2.3 | 2 |  |  |
|  | HOST LOGIC IN |  | 3.45 V | 2.6 | 2.4 |  |  |
| VIL | A, B, DIR, HD, and PERI LOGIC IN |  | 3 V to 3.6 V |  |  | 0.8 | V |
|  | C inputs |  | 3.6 V |  | 1.2 | 0.8 |  |
|  | HOST LOGIC IN |  | 3.6 V |  | 1.9 | 1.6 |  |
| VOH | HD high, B and $Y$ outputs | $\mathrm{IOH}=-14 \mathrm{~mA}$ | 3 V | 2.23 |  |  | V |
|  |  |  | $4.7 \mathrm{~V} \ddagger$ | 2.4 |  |  |  |
|  | HD high, A outputs, and HOST LOGIC OUT | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 3 V | 2.4 |  |  |  |
|  |  | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 3 V | 2.8 |  |  |  |
|  | PERI LOGIC OUT | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ | 3.15 V | 3.1 |  |  |  |
|  |  |  | $4.7 \mathrm{~V} \ddagger$ | 4.5 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $B$ and Y outputs | $\mathrm{IOL}=14 \mathrm{~mA}$ | 3 V |  |  | 0.77 | V |
|  | A outputs and HOST LOGIC OUT | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 3 V |  |  | 0.2 |  |
|  |  | $\mathrm{lOL}=4 \mathrm{~mA}$ | 3 V |  |  | 04 |  |
|  | PERI LOGIC OUT | $\mathrm{IOL}=84 \mathrm{~mA}$ | 3 V |  |  | 0.8 |  |
| 1 | C inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ | 3.6 V § |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{I}}=$ GND (pullup resistors) | 3.6 V § |  |  | -3.5 | mA |
|  | All inputs except the B or C inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.6 V |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZ | B outputs | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ | 3.6 V |  |  | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{O}}=$ GND (pullup resistors) | 3.6 V § |  |  | -3.5 | mA |
|  | A1-A8 | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 3.6 V |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
|  | Open-drain Y outputs | $\mathrm{V}_{\mathrm{O}}=$ GND (pullup resistors) | 3.6 V § |  |  | -3.5 | mA |
| loff | Leakage to GND, B and Y outputs | $V_{\text {I }}$ or $V_{\text {O }}=0$ to 7 V | 0 V |  |  | 100 | $\mu \mathrm{A}$ |
|  | Leakage to $\mathrm{V}_{\mathrm{CC}}$, B and Y outputs |  |  |  |  | 10 |  |
| ${ }^{\text {ICCI }}$ |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \quad \mathrm{I},{ }^{\text {a }}$, | 3.6 V |  |  | 0.8 | mA |
|  |  | $\mathrm{V}_{\mathrm{I}}=$ GND ( $12 \times$ pullup) | 3.6 V |  |  | 45 |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 3 | 4 | pF |
| $\mathrm{C}_{\mathrm{i}}$ | All inputs | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 7 | 15 | pF |
| ZO | Cable side | $\mathrm{OH}=-35 \mathrm{~mA}$ | 3.3 V |  | 45 |  | $\Omega$ |
| R pullup | Cable side | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ (in Hi Z) | 3.3 V | 1.15 |  | 1.65 | $\mathrm{k} \Omega$ |

$\dagger$ Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{CABLE}=5 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger \mathrm{V}_{\mathrm{CC}}$ CABLE $=3.3 \mathrm{~V}$
$\S \mathrm{V}_{\mathrm{CC}} \mathrm{CABLE}=3.6 \mathrm{~V}$
II A maximum current of $170 \mu \mathrm{~A}$ per pin is added to $\mathrm{I} C \mathrm{if}$ the pullup resistor pin is above $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER |  | FROM (INPUT) | TO (OUTPUT) | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Totem pole | A or B | B or A | 1 |  | 40 | ns |
| tPHL |  |  |  | 1 |  | 40 |  |
| $t_{\text {slew }}$ | Totem pole | Cable-side outputs |  | 0.05 |  | 0.4 | V/ns |
| $\mathrm{t}_{\text {en }}$ | Totem pole | HD | B, Y, and PERI LOGIC OUT |  |  | 25 | ns |
| $\mathrm{t}_{\text {dis }}$ | Totem pole | HD | B, Y, and PERI LOGIC OUT | 1 |  | 25 | ns |
| $\mathrm{t}_{\text {en }}{ }^{-\mathrm{t}_{\text {dis }}}$ |  |  |  | 1 |  | 10 | ns |
| $\mathrm{t}_{\text {en }}$ |  | DIR | A | 1 |  | 50 | ns |
| $\mathrm{t}_{\text {dis }}$ |  | DIR | A | 1 |  | 15 | ns |
| $\mathrm{t}_{\text {dis }}$ |  | DIR | B | 1 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{r}, \mathrm{t}} \mathrm{t}$ | Open drain | A | $B$ or $Y$ |  |  | 120 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  | A or B | B or A |  | 2.5 | 10 | ns |

$\dagger$ Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{CABLE}=5 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ Skew is measured at $1 / 2\left(\mathrm{~V}_{\mathrm{OH}}+\mathrm{V}_{\mathrm{OL}}\right)$ for signals switching in the same direction.
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  |  |  |  |  |  |  |  | TEST CONDITIONS | TYP | UNIT |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=0, \quad \mathrm{f}=10 \mathrm{MHz}$ | 45 | pF |  |  |  |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR Y LOAD (Totem Pole)


Input rise and fall times are 3 ns.
VOLTAGE WAVEFORMS MEASURED AT TP1, B SIDE
A-TO-B LOAD OR Y LOAD (Open Drain)
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



Input rise and fall times are 3 ns .
VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES (B to A)

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {PLH }} / \mathbf{t} \mathbf{P H L}$ | Open |
| $\mathbf{t}_{\text {PLZ }} / \mathbf{t} \mathbf{P Z L}$ | VCC $\times \mathbf{2} \mathbf{~ V}$ |
| $\mathbf{t}_{\mathbf{P H Z}} / \mathbf{t} \mathbf{P Z H}$ | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

B-TO-A LOAD (Totem Pole)


NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

## - Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family

- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (G) Packages
NOTE: $G$ is the abbreviated alias for the DGG package.


## description

This 16 -bit buffer/driver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCH162244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4 -bit buffers, two 8 -bit buffers, or one 16 -bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE}}$ ) inputs.
The outputs, which are designed to sink up to 12 mA , include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVCH162244A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each 4-bit buffer)

| INPUTS |  | OUTPUT <br> Y |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | A |  |
| L | H | H |
| L | L | L |
| H | X | Z |

## logic symbol $\dagger$


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) . 0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$
(see Notes 1 and 2) $\qquad$ . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$




Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DL package ..................................... 94${ }^{\circ} \mathrm{C} / \mathrm{W}$
G package ......................................... $89^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply voltage | Operating | 1.65 | 3.6 | V |
| $V_{\text {CC }}$ | Supply voltage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  |  | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $V_{0}$ | Output voltage | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -2 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -4 | mA |
| OH | Hign-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 2 |  |
| IO | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 4 | mA |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
IT This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.6 | 1.1 | 4.4 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 6.9 | 1 | 5.5 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 6.8 | 1.8 | 6.3 | ns |

$\ddagger$ This information was not available at the time of publication.

## SN74LVCH162244A

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per buffer/driver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 35 | pF |
|  |  | Outputs disabled | $\dagger$ |  | † | 4 |  |  |

[^64]INSTRUMENTS

# PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ 



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\text {PLZ }} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |




VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| ${ }^{\text {t }}$ pd |  |
| tPLZ $^{\text {tPZL }}$ | Open |
| tPHZ $^{\text {tPRZH }}$ | $2 \times \mathrm{V}_{\text {CC }}$ |
| GND |  |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tPLZ $^{\prime} \mathbf{t P Z L}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as $t_{\text {pd }}$.

Figure 3. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ )
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- All Outputs Have Equivalent $26-\Omega$ Series Resistors, So No External Resistors Are Required
- Package Options Include Plastic 300 -mil Shrink Small-Outline (L) and Thin Shrink Small-Outline (G) Packages

NOTE: $G$ is the abbreviated alias for the DGG package, and L is the abbreviated alias for the DL package.

## description

This 16 -bit (dual-octal) noninverting bus transceiver is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVCHR162245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.
This device can be used as two 8 -bit transceivers or one 16 -bit transceiver. It allows data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so that the buses are effectively isolated.
All outputs, which are designed to sink up to 12 mA , include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## description (continued)

Inputs can be driven from either $3.3-\mathrm{V}$ or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVCHR162245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| (each 8-bit section) |  |  |
| :---: | :---: | :---: |
| INPUTS |  | OPERATION |
| OE | DIR |  |
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolation |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{1}$ : (see Note 1) ..... -0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ..... -0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathbf{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, lo ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): G package ..... $89^{\circ} \mathrm{C} / \mathrm{W}$
L package ..... $97^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operating | 1.65 | 3.6 |  |
| ${ }^{\text {Cc }}$ | Supply volage | Data retention only | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | V |
|  |  | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | O | 3 state | 0 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -2 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -4 | mA |
| OH |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 2 |  |
| IOL | Low-level output current | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 4 | mA |
| IOL |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
I For I/O ports, the parameter IOZ includes the input leakage current, but not $\mathrm{I}_{\mathrm{I}}$ (hold).
\# This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tpd | A or B | B or A | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 5.7 | 1.5 | 4.8 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 7.9 | 1.5 | 6.3 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ |  | 8.3 | 2.2 | 7.4 | ns |

$\ddagger$ This information was not available at the time of publication.

## SN74LVCHR162245A

16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS582E - NOVEMBER 1996 - REVISED JUNE 1998
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{VCC}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 39 | pF |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 4 |  |  |

[^65]INSTRUMENTS

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | $2 \times \mathrm{VCC}$ |
| tPHz/tPZH | Open |





NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{f} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathbf{C C}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


[^66]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| tPLZ $^{\text {tPZL }}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tphZ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZLL}^{2}$ and PZZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Load Circuit and Voltage Waveforms
General Information ..... 1
LVC Gates and MSI2
LVC Octals ..... 3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI ..... 6
LV Octals ..... 7
Application Reports8
Mechanical Data9
Contents
Page
SN74LVCC3245A Octal Bus Transceiver With Adjustable Output Voltage and 3-State Outputs ..... 5-3
SN74LVC4245A Octal Bus Transceiver and 3.3-V to 5-V Shifter With 3-State Outputs ..... 5-13
SN74LVCC4245A Octal Dual-Supply Bus Transceiver With Configurable Output Voltage and 3-State Outputs ..... 5-21

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track $\mathrm{V}_{\mathrm{CCB}}$, which accepts voltages from 3 V to 5.5 V , and the A port is designed to track $\mathrm{V}_{\text {CCA }}$, which operates at 2.3 V to 3.6 V . This allows for translation from a $3.3-\mathrm{V}$ to a $5-\mathrm{V}$ system environment and vice versa, or from a $2.5-\mathrm{V}$ to a $3.3-\mathrm{V}$ system environment and vice versa.

The SN74LVCC3245A is designed for asynchronous communication between data buses. The device transmits data from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so the buses are effectively isolated.

The SN74LVCC3245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR |  |
| L | L | B data to A bus |
| L | $H$ | A data to B bus |
| $H$ | $X$ | Isolation |

## SN74LVCC3245A

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE
AND 3-STATE OUTPUTS
SCAS585E - NOVEMBER 1996 - REVISED MAY 1998

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\text {CCA }}$ and $\mathrm{V}_{\text {CCB }}$ | 0.5 V to 6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{I}}$ : All A port (see Note 2) | -0.5 to $\mathrm{V}_{\text {CCA }}+0.5 \mathrm{~V}$ |
| All B port (see Note 1) | -0.5 to $\mathrm{V}_{\text {CCB }}+0.5 \mathrm{~V}$ |
| Except I/O ports (see Note 2) | -0.5 to $\mathrm{V}_{\text {CCA }}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1): All A port | -0.5 to $\mathrm{V}_{\text {CCA }}+0.5 \mathrm{~V}$ |
| All B port | -0.5 to $\mathrm{V}_{\mathrm{CCB}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ | -50 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ | -50 mA |
| Continuous output current, $\mathrm{I}_{\text {O }}$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\text {CCA }}, \mathrm{V}_{\text {CCB }}$, or GND | $\pm 100 \mathrm{~mA}$ |
| Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package | $104^{\circ} \mathrm{C} / \mathrm{W}$ |
| DW package | $81^{\circ} \mathrm{C} / \mathrm{W}$ |
| PW package | $120^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| esses beyond those listed under "absolute maximum ratings" may cause permane ctional operation of the device at these or any other conditions beyond those in plied. Exposure to absolute-maximum-rated conditions for extended periods may | are stress ratings only, and operating conditions" is not |
| ES: 1. This value is limited to 6 V maximum. |  |
| 2. This value is limited to 4.6 V maximum. |  |
|  |  |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. This value is limited to 6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | $V_{\text {CCA }}$ | $\mathrm{V}_{\text {CCB }}$ | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCA }}$ | Supply voltage |  |  |  | 2.3 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\text {CCB }}$ | Supply voltage |  |  |  | 3 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IHA }}$ | High-level input voltage | $\mathrm{V}_{\mathrm{OB}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OB}} \geq \mathrm{V}_{\mathrm{CCB}}-0.1 \mathrm{~V}$ | 2.3 V | 3 V | 1.7 |  |  | V |
|  |  |  | 2.7 V | 3 V | 2 |  |  |  |
|  |  |  | 3 V | 3.6 V | 2 |  |  |  |
|  |  |  | 3.6 V | 5.5 V | 2 |  |  |  |
| $\mathrm{V}_{\text {IHB }}$ | High-level input voltage | $\mathrm{V}_{\mathrm{OA}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OA}} \geq \mathrm{V}_{\mathrm{CCA}}-0.1 \mathrm{~V}$ | 2.3 V | 3 V | 2 |  |  | V |
|  |  |  | 2.7 V | 3 V | 2 |  |  |  |
|  |  |  | 3 V | 3.6 V | 2 |  |  |  |
|  |  |  | 3.6 V | 5.5 V | 3.85 |  |  |  |
| VILA | Low-level input voltage | $\mathrm{V}_{\mathrm{OB}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OB}} \geq \mathrm{V}_{\mathrm{CCB}}-0.1 \mathrm{~V}$ | 2.3 V | 3 V |  |  | 0.7 | V |
|  |  |  | 2.7 V | 3 V |  |  | 0.8 |  |
|  |  |  | 3 V | 3.6 V |  |  | 0.8 |  |
|  |  |  | 3.6 V | 5.5 V |  |  | 0.8 |  |
| VILB | Low-level input voltage | $\mathrm{V}_{\mathrm{OA}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OA}} \geq \mathrm{V}_{\mathrm{CCA}}-0.1 \mathrm{~V}$ | 2.3 V | 3 V |  |  | 0.8 | V |
|  |  |  | 2.7 V | 3 V |  |  | 0.8 |  |
|  |  |  | 3 V | 3.6 V |  |  | 0.8 |  |
|  |  |  | 3.6 V | 5.5 V |  |  | 1.65 |  |
| $\mathrm{V}_{\text {IA }}$ | Input voltage |  |  |  | 0 |  | $\mathrm{V}_{\text {CCA }}$ | V |
| $\mathrm{V}_{\text {IB }}$ | Input voltage |  |  |  | 0 |  | $\mathrm{V}_{\text {CCB }}$ | V |
| $\mathrm{V}_{\mathrm{OA}}$ | Output voltage |  |  |  | 0 |  | $\mathrm{V}_{\text {CCA }}$ | V |
| $\mathrm{V}_{\mathrm{OB}}$ | Output voltage |  |  |  | 0 |  | $\mathrm{V}_{\text {CCB }}$ | V |
| IOHA | High-level output current |  | 2.3 V | 3 V |  |  | -8 | mA |
|  |  |  | 2.7 V | 3 V |  |  | -12 |  |
|  |  |  | 3.3 V | 3 V |  |  | -24 |  |
| IOHB | High-level output current |  | 2.3 V | 3.3 V |  |  | -12 | mA |
|  |  |  | 2.7 V | 3.3 V |  |  | -12 |  |
|  |  |  | 3.3 V | 3 V |  |  | -24 |  |
| IOLA | Low-level output current |  | 2.3 V | 3 V |  |  | 8 | mA |
|  |  |  | 2.7 V | 3 V |  |  | 12 |  |
|  |  |  | 3.3 V | 3 V |  |  | 24 |  |
| Iolb | Low-level output current |  | 2.3 V | 3.3 V |  |  | 12 | mA |
|  |  |  | 2.7 V | 3.3 V |  |  | 12 |  |
|  |  |  | 3.3 V | 3 V |  |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  |  |  | 0 |  | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at the associated $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74LVCC3245A

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585E - NOVEMBER 1996 - REVISED MAY 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST | NDITIONS | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCB }}$ | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOHA |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 3 V | 3 V | 2.9 | 3 |  | V |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 3 V | 2 |  |  |  |
|  |  | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ |  | 2.7 V | 3 V | 2.2 | 2.5 |  |  |
|  |  | 3 V | 3 V | 2.4 | 2.8 |  |  |
|  |  | $\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}$ |  | 3 V | 3 V | 2.2 | 2.6 |  |  |
|  |  | 2.7 V | 4.5 V | 2 | 2.3 |  |  |
| VOHB |  |  |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 3 V | 3 V | 2.9 | 3 |  | V |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.3 V | 3 V | 2.4 |  |  |  |  |
|  |  | 2.7 V | 3 V | 2.4 | 2.8 |  |  |  |
|  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 3 V | 2.2 | 2.6 |  |  |  |
|  |  | 2.7 V | 4.5 V | 3.2 | 4.2 |  |  |  |
| VOLA |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 3 V | 3 V |  |  | 0.1 | V |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V | 3 V |  |  | 0.6 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V | 3 V |  | 0.1 | 0.5 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V | 3 V |  | 0.2 | 0.5 |  |  |
|  |  | 2.7 V | 4.5 V |  | 0.2 | 0.5 |  |  |
| $\mathrm{V}_{\text {OLB }}$ |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 3 V | 3 V |  |  | 0.1 | V |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.3 V | 3 V |  |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V | 3 V |  | 0.2 | 0.5 |  |  |
|  |  | 4.5 V |  |  | 0.2 | 0.5 |  |  |
| I | Control inputs |  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}$ or GND |  | 3.6 V | 3.6 V |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | 5.5 V |  |  |  | $\pm 0.1$ | $\pm 1$ |  |  |
| ${ }^{\text {IOZ }}{ }^{\dagger}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CCA/B }}$ or GND, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.6 V | 3.6 V |  |  | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{A}$ |  |
| ICCA | B to A | A port = $\mathrm{V}_{\text {CCA }}$ or GND, | $\mathrm{l} \mathrm{O}^{\prime}=0$ | 3.6 V | Open |  | 5 | 50 | $\mu \mathrm{A}$ |  |
|  |  | B port $=\mathrm{V}_{\text {CCB }}$ or GND, $\quad \mathrm{IO}=0$ |  | 3.6 V | 3.6 V |  | 5 | 50 |  |  |
|  |  |  |  | 5.5 V |  | 5 | 50 |  |  |
| ICCB | A to B | A port $=\mathrm{V}_{\text {CCA }}$ or GND, $\quad \mathrm{I}^{\prime}=0$ |  |  | 3.6 V | 3.6 V |  | 5 | 50 | $\mu \mathrm{A}$ |  |
|  |  |  |  | 5.5 V |  |  | 8 | 80 |  |  |  |
| $\triangle^{\prime} \mathrm{CCA}^{\ddagger}$ | A port | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCA}}-0.6 \mathrm{~V} \text {, Othe }$ OE at GND and DIR at | puts at $V_{\text {CCA }}$ or $G N D$, A | 3.6 V | 3.6 V |  | 0.35 | 0.5 | mA |  |  |
|  | OE | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\text {CCA }}-0.6 \mathrm{~V} \text {, Othe } \\ & \text { DIR at } \mathrm{V}_{\text {CCA }} \end{aligned}$ | uts at $\mathrm{V}_{\mathrm{CCA}}$ or GND, | 3.6 V | 3.6 V |  | 0.35 | 0.5 |  |  |  |
|  | DIR | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCA}}-0.6 \mathrm{~V} \text {, Othe } \\ & \mathrm{OE} \text { at GND } \end{aligned}$ | puts at $\mathrm{V}_{\text {CCA }}$ or GND, | 3.6 V | 3.6 V |  | 0.35 | 0.5 |  |  |  |
| ${ }^{\text {I }} \mathrm{CCBB}^{\ddagger}$ | B port | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCB}}-2.1 \mathrm{~V} \text {, Othe }$ $\overline{O E}$ at GND and DIR at | puts at $\mathrm{V}_{\mathrm{CCB}}$ or GND , | 3.6 V | 5.5 V |  | 1 | 1.5 | mA |  |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}$ or GND |  | Open | Open |  | 4 |  | pF |  |  |
| $\mathrm{C}_{\text {io }}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CCA }}$ / or GND |  | 3.3 V | 5 V |  | 18.5 |  | pF |  |  |
| $\mathrm{C}_{\text {pd }}$ | A to B | Outputs enabled |  | 3.3 V | 5 V |  | 38 |  | pF |  |  |
|  | B to A | Outputs enabled |  | 3.3 V | 5 V |  | 36.5 |  |  |  |  |

$\dagger$ For I/O ports, the parameter IOZ includes the input leakage current.
$\ddagger$ This is the increase in supply current for each input that is at one of the specified voltage levels rather than 0 V or the associated $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CCB}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCA}}=2.7 \mathrm{~V} \text { TO } 3.6 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{CCB}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCA}}=2.7 \mathrm{~V} \text { TO } 3.6 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{CCB}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tPHL | A | B | 1 | 9.4 | 1 | 6 | 1 | 7.1 | ns |
| tPLH |  |  | 1 | 9.1 | 1 | 5.3 | 1 | 7.2 |  |
| tPHL | B | A | 1 | 11.2 | 1 | 5.8 | 1 | 6.4 | ns |
| tPLH |  |  | 1 | 9.9 | 1 | 7 | 1 | 7.6 |  |
| tPZL | $\overline{\mathrm{OE}}$ | A | 1 | 14.5 | 1 | 9.2 | 1 | 9.7 | ns |
| tPZH |  |  | 1 | 12.9 | 1 | 9.5 | 1 | 9.5 |  |
| tPZL | $\overline{\mathrm{OE}}$ | B | 1 | 13 | 1 | 8.1 | 1 | 9.2 | ns |
| tPZH |  |  | 1 | 12.8 | 1 | 8.4 | 1 | 9.9 |  |
| tplZ | $\overline{\mathrm{OE}}$ | A | 1 | 7.1 | 1 | 5.5 | 1 | 6.6 | ns |
| tPHZ |  |  | 1 | 6.9 | 1 | 7.8 | 1 | 6.9 |  |
| tpLZ | $\overline{\mathrm{OE}}$ | B | 1 | 8.8 | 1 | 7.3 | 1 | 7.5 | ns |
| tPHZ |  |  | 1 | 8.9 | 1 | 7 | 1 | 7.9 |  |

# PARAMETER MEASUREMENT INFORMATION FOR A PORT <br> $$
V_{C C A}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V} \text { AND } V_{C C B}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
$$ 



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ $^{\text {tPZL }}$ | $2 \times \mathrm{V}_{\text {CC }}$ |
| tPHZ $^{\text {PRZH }}$ | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION FOR B PORT <br> $\mathrm{V}_{\mathrm{CCA}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ AND $\mathrm{V}_{\text {CCB }}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open $2 \times V_{C C}$ GND |



> VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{p L Z}$ and $\mathrm{tphz}^{2}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION FOR B PORT <br> $V_{C C A}=3.6 \mathrm{~V}$ AND $\mathrm{V}_{\mathrm{CCB}}=5.5 \mathrm{~V}$ 



| TEST | S1 |
| :---: | :---: |
| ${ }^{\text {tPLH/tPHL }}$ | Open |
| tPLZ/tPZL | $2 \times \mathrm{V}_{\text {CC }}$ |
| ${ }_{\text {tPHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT <br> $V_{C C A}$ AND $V_{\text {CCB }}=3.6 \mathrm{~V}$



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 4. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- 3.3-V to 5-V Bidirectional Level Shifter
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages
description
This 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has $\mathrm{V}_{\mathrm{CCB}}$, which is set at 3.3 V , and A port has $\mathrm{V}_{\mathrm{CCA}}$, which is set at 5 V . This allows for translation from a 3.3-V to a 5-V environment, and vice versa.
The SN74LVC4245A is designed for asynchronous communication between data buses. The device transmits data from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so the buses are effectively isolated.

The SN74LVC4245A pinout allows the designer to switch to a normal all-3.3-V or all-5-V 20-pin '245 device without board re-layout. The designer uses the data paths for pins 2-11 and 14-23 of the SN74LVC4245A to align with the conventional '245 pinout.
The SN74LVC4245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | DIR |  |
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolation |

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range for $\mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}$ (unless otherwise noted) $\dagger$



Control inputs .......................................................... -0.5 V to 6 V

Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$......................................................................... -50 mA

Continuous output current, IO . ........................................................................ $\pm 50 \mathrm{~mA}$

Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): DB package ...................................... $104^{\circ} \mathrm{C} / \mathrm{W}$
DW package . ........................................ . $81^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..................................... $120^{\circ} \mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. This value is limited to 6 V maximum.
2. The package thermal impedance is calculated in accordance with JESD 51.

## absolute maximum ratings over operating free－air temperature range for $\mathrm{V}_{\mathrm{CCB}}=3.3 \mathrm{~V}$（unless otherwise noted）$\dagger$



```
Input voltage range, 採: B port (see Note 3) ....................................... . . V to V V 
```



```
Input clamp current, 棌 (VI<0) ................................................................ - 50 mA
Output clamp current, IOK (\mp@subsup{V}{\textrm{O}}{< < 0) ........................................................... - 50 mA}
Continuous output current, IO ........................................................................... . 50 mA
Continuous current through V CCB or GND ................................................ }\pm100\textrm{mA
Package thermal impedance, 的私(see Note 2): DB package .................................. 1040}\textrm{C}/\textrm{W
    DW package ................................... 81o.C/W
    PW package ..................................... 1200}\textrm{C}/\textrm{W
Storage temperature range， \(\mathrm{T}_{\text {stg }}\)
\(\dagger\) Stresses beyond those listed under＂absolute maximum ratings＂may cause permanent damage to the device．These are stress ratings only，and functional operation of the device at these or any other conditions beyond those indicated under＂recommended operating conditions＂is not implied．Exposure to absolute－maximum－rated conditions for extended periods may affect device reliability．
NOTES：2．The package thermal impedance is calculated in accordance with JESD 51.
3．This value is limited to 4.6 V maximum．
```

recommended operating conditions for $\mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}$（see Note 4）

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CCA}}$ | UNIT |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High－level input voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low－level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | V |  |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | 0 | $\mathrm{~V}_{\mathrm{CCA}}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | High－level output current | 0.8 | V |
| $\mathrm{I}_{\mathrm{OL}}$ | Low－level output current | $\mathrm{V}_{\mathrm{CCA}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free－air temperature | -24 | mA |

NOTE 4：All unused inputs of the device must be held at the associated $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation．Refer to the TI application report，Implications of Slow or Floating CMOS Inputs，literature number SCBA004．
recommended operating conditions for $\mathrm{V}_{\mathrm{CCB}}=3.3 \mathrm{~V}$（see Note 4）

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCB }}$ | Supply voltage |  | 2.7 | 3.6 | V |
| $\mathrm{V}_{\text {IH }}$ | High－level input voltage | $\mathrm{V}_{\text {CCB }}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low－level input voltage | $\mathrm{V}_{\mathrm{CCB}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\text {CCB }}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\text {CCB }}$ | V |
| ${ }^{\mathrm{IOH}}$ | High－level output current | $\mathrm{V}_{\text {CCB }}=2.7 \mathrm{~V}$ |  | －12 | mA |
|  |  | $\mathrm{V}_{\text {CCB }}=3 \mathrm{~V}$ |  | －24 |  |
| ${ }^{\text {IOL}}$ | Low－level output current | $\mathrm{V}_{\text {CCB }}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\text {CCB }}=3 \mathrm{~V}$ |  | 24 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free－air temperature |  | －40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4：All unused inputs of the device must be held at the associated $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation．Refer to the TI application report，Implications of Slow or Floating CMOS Inputs，literature number SCBA004．
electrical characteristics over recommended operating free-air temperature range for $\mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}$ (unless otherwise noted) (see Note 5)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\text {CCA }}$ | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  | 4.5 V | 4.3 |  |  | V |
|  |  | 5.5 V | 5.3 |  |  |  |
|  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 4.5 V | 3.7 |  |  |  |
|  |  | 5.5 V | 4.7 |  |  |  |
| VOL |  |  |  | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ |  | 4.5 V |  |  | 0.2 | V |
|  |  | 5.5 V |  |  |  |  | 0.2 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 4.5 V |  |  | 0.55 |  |  |
|  |  | 5.5 V |  |  | 0.55 |  |  |
| 1 | Control inputs |  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}$ or GND |  | 5.5 V |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| loz ${ }^{\ddagger}$ | A port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CCA }}$ or GND |  | 5.5 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| ICCA |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CCA }}$ or GND, | $\mathrm{I}=0$ | 5.5 V |  |  | 80 | $\mu \mathrm{A}$ |  |
| $\Delta^{\text {I CCA }}$ |  | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\text {CCA }}$ or GND | 5.5 V |  |  | 1.5 | mA |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}$ or GND |  | Open |  | 5 |  | pF |  |
| $\mathrm{C}_{\mathrm{i}}$ | A port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CCA }}$ or GND |  | 5 V |  | 11 |  | pF |  |

$\dagger$ All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter IOZ includes the input leakage current.
$\S$ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the associated $\mathrm{V}_{\mathrm{CC}}$. NOTE 5: $\mathrm{V}_{\mathrm{CCB}}=2.7 \mathrm{~V}$ to 3.6 V
electrical characteristics over recommended operating free-air temperature range for $\mathrm{V}_{\mathrm{CCB}}=3.3 \mathrm{~V}$ (unless otherwise noted) (see Note 6)

| PARAMETER |  | TEST CONDITIONS |  | $\begin{array}{\|c} \hline \mathrm{V}_{\text {CCB }} \\ \hline 2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{array}$ | MIN TYPII MAX |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {O }}$ |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{OH}=-24 \mathrm{~mA}$ |  | 3 V | 2 |  |  |
|  |  |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 2.7 V to 3.6 V |  | 0.2 |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l} \mathrm{OL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 | v |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| $\mathrm{lOZ}^{\ddagger}$ | B port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CCB }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICCB }}$ |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCB }}$ or GND, | $\mathrm{I}=0$ | 3.6 V |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{1} \mathrm{CC}$ |  | One input at $\mathrm{V}_{\text {CCB }}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\mathrm{CCB}}$ or GND | 2.7 V to 3.6 V |  | 0.5 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | B port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CCB }}$ or GND |  | 3.3 V |  | 11 | pF |

$\ddagger$ For I/O ports, the parameter lOZ includes the input leakage current.
§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the associated $\mathrm{V}_{\mathrm{CC}}$.
II All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 6: $\mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\text {CCA }}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \\ \mathrm{v}_{\text {CCB }}=2.7 \mathrm{~V} \text { TO } 3.6 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| tpHL | A | B | 1 | 6.3 | ns |
| tPLH |  |  | 1 | 6.7 |  |
| tPHL | B | A | 1 | 6.1 | ns |
| tPLH |  |  | 1 | 5 |  |
| tPZL | $\overline{\mathrm{OE}}$ | A | 1 | 9 | ns |
| tPZH |  |  | 1 | 8.1 |  |
| tPZL | $\overline{\mathrm{OE}}$ | B | 1 | 8.8 | ns |
| tPZH |  |  | 1 | 9.8 |  |
| tplZ | $\overline{\mathrm{OE}}$ | A | 1 | 7 | ns |
| tPHZ |  |  | 1 | 5.8 |  |
| tPLZ | $\overline{\mathrm{OE}}$ | B | 1 | 7.7 | ns |
| tPHZ |  |  | 1 | 7.8 |  |

operating characteristics, $\mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCB}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled | $C_{L}=0$, | $\mathrm{f}=10 \mathrm{MHz}$ | 39.5 | pF |
|  |  | Outputs disabled |  |  | 5 |  |

PARAMETER MEASUREMENT INFORMATION (A PORT)


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NONINVERTING OUTPUTS


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION (B PORT)



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NONINVERTING OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

- EPICTN (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


## description

This 8-bit (octal) noninverting bus transceiver uses two separate power-supply rails. The A port, $\mathrm{V}_{\text {CCA }}$, is dedicated to accept a $5-\mathrm{V}$ supply level, and the configurable B port, which is designed to track $\mathrm{V}_{\text {CCB }}$, accepts voltages from 3 V to 5 V . This allows for translation from a $3.3-\mathrm{V}$ to a $5-\mathrm{V}$ environment and vice versa.

DB, DW, OR PW PACKAGE
(TOP VIEW)


NC - No internal connection

The SN74LVCC4245A is designed for asynchronous communication between data buses. The device transmits data from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so the buses are effectively isolated.
The SN74LVCC4245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| OE | DIR |  |
| L | L | B data to A bus |
| L | $H$ | A data to B bus |
| $H$ | $X$ | Isolation |

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. This value is limited to 6 V maximum.
2. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 3)

|  |  |  | $\mathrm{V}_{\text {cCA }}$ | $\mathrm{V}_{\text {CCB }}$ | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}$ | Supply voltage |  |  |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {CCB }}$ | Supply voltage |  |  |  | 2.7 | 3.3 | 5.5 | V |
| VIHA | High-level input voltage | $\mathrm{V}_{\mathrm{OB}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OB}} \geq \mathrm{V}_{\mathrm{CCB}}-0.1 \mathrm{~V}$ | 4.5 V | 2.7 V | 2 |  |  | V |
|  |  |  |  | 3.6 V | 2 |  |  |  |
|  |  |  | 5.5 V | 5.5 V | 2 |  |  |  |
| $\mathrm{V}_{\text {IHB }}$ | High-level input voltage | $\mathrm{V}_{\mathrm{OA}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OA}} \geq \mathrm{V}_{\mathrm{CCA}}-0.1 \mathrm{~V}$ | 4.5 V | 2.7 V | 2 |  |  | V |
|  |  |  |  | 3.6 V | 2 |  |  |  |
|  |  |  | 5.5 V | 5.5 V | 3.85 |  |  |  |
| VILA | Low-level input voltage | $\mathrm{V}_{\mathrm{OB}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OB}} \geq \mathrm{V}_{\mathrm{CCB}}-0.1 \mathrm{~V}$ | 4.5 V | 2.7 V |  |  | 0.8 | V |
|  |  |  |  | 3.6 V |  |  | 0.8 |  |
|  |  |  | 5.5 V | 5.5 V |  |  | 0.8 |  |
| VILB | Low-level input voltage | $\mathrm{V}_{\mathrm{OA}} \leq 0.1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OA}} \geq \mathrm{V}_{\mathrm{CCA}}-0.1 \mathrm{~V}$ | 4.5 V | 2.7 V |  |  | 0.8 | V |
|  |  |  |  | 3.6 V |  |  | 0.8 |  |
|  |  |  | 5.5 V | 5.5 V |  |  | 1.65 |  |
| $\mathrm{V}_{\text {IA }}$ | Input voltage |  |  |  | 0 |  | VCCA | V |
| $\mathrm{V}_{\text {IB }}$ | Input voltage |  |  |  | 0 |  | $\mathrm{V}_{\text {CCB }}$ | V |
| $\mathrm{V}_{\text {OA }}$ | Output voltage |  |  |  | 0 |  | $\mathrm{V}_{\text {CCA }}$ | V |
| $\mathrm{V}_{\mathrm{OB}}$ | Output voltage |  |  |  | 0 |  | $\mathrm{V}_{\text {CCB }}$ | V |
| IOHA | High-level output current |  | 4.5 V | 3 V |  |  | -24 | mA |
| IOHB | High-level output current |  | 4.5 V | 2.7 V to 4.5 V |  |  | -24 | mA |
| IOLA | Low-level output current |  | 4.5 V | 3 V |  |  | 24 | mA |
| IOLB | Low-level output current |  | 4.5 V | 2.7 V to 4.5 V |  |  | 24 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at the associated $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCB }}$ | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOHA |  | $\mathrm{I} \mathrm{OH}=-100 \mu \mathrm{~A}$ | 4.5 V | 3 V | 4.4 | 4.49 |  | V |
|  |  | $\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}$ | 4.5 V | 3 V | 3.76 | 4.25 |  |  |
| VOHB |  | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 4.5 V | 3 V | 2.9 | 2.99 |  | V |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 4.5 V | 2.7 V | 2.2 | 2.5 |  |  |
|  |  | 3 V |  | 2.46 | 2.85 |  |  |
|  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 4.5 V | 2.7 V | 2.1 | 2.3 |  |  |
|  |  | 3 V |  | 2.25 | 2.65 |  |  |
|  |  | 4.5 V |  | 3.76 | 4.25 |  |  |
| VOLA |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 4.5 V | 3 V |  |  | 0.1 | V |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 4.5 V | 3 V |  | 0.21 | 0.44 |  |  |
| $\mathrm{V}_{\text {OLB }}$ |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 4.5 V | 3 V |  |  | 0.1 | V |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V | 2.7 V |  | 0.11 | 0.44 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 4.5 V | 2.7 V |  | 0.22 | 0.5 |  |  |
|  |  | 3 V |  |  | 0.21 | 0.44 |  |  |
|  |  | 4.5 V |  |  | 0.18 | 0.44 |  |  |
| ! | Control inputs |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}$ or GND | 5.5 V | 3.6 V |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  |  |  |  | 5.5 V |  | $\pm 0.1$ | $\pm 1$ |  |
| ${ }^{\text {l }}$ + ${ }^{\dagger}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CCA} / \mathrm{B}}$ or GND, $\quad \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ | 5.5 V | 3.6 V |  | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{A}$ |  |
| ICCA | B to A | $\mathrm{A}_{\mathrm{n}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | Open |  | 8 | 80 | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{O}\left(\mathrm{A}\right.$ port) $=0, \quad \mathrm{~B}_{\mathrm{n}}=\mathrm{V}_{\text {CCB }}$ or GND | 5.5 V | 3.6 V |  | 8 | 80 |  |  |
|  |  |  |  | 5.5 V |  | 8 | 80 |  |  |
| ${ }^{\text {I CCB }}$ | A to B | $\mathrm{A}_{\mathrm{n}}=\mathrm{V}_{\text {CCA }}$ or GND, $\quad \mathrm{IO}(\mathrm{B} \mathrm{port})=0$ | 5.5 V | 3.6 V |  | 5 | 50 | $\mu \mathrm{A}$ |  |
|  |  |  |  | 5.5 V |  | 8 | 80 |  |  |
| ${ }^{\text {I }} \mathrm{CCA}^{\ddagger}$ | A port | $\mathrm{V}_{I}=\mathrm{V}_{\mathrm{CCA}}-2.1 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CCA}}$ or GND , $\overline{O E}$ at GND and DIR at $V_{C C A}$ | 5.5 V | 5.5 V |  | 1.35 | 1.5 | mA |  |
|  | OE | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}-2.1 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CCA}}$ or GND , DIR at $V_{C C A}$ or GND | 5.5 V | 5.5 V |  | 1 | 1.5 |  |  |
|  | DIR | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCA}}-2.1 \mathrm{~V} \text {, Other inputs at } \mathrm{V}_{\mathrm{CCA}} \text { or } \mathrm{GND} \text {, } \\ & \mathrm{OE} \text { at } \mathrm{V}_{\text {CCA }} \text { or } \mathrm{GND} \\ & \hline \end{aligned}$ | 5.5 V | 3.6 V |  | 1 | 1.5 |  |  |
| $\Delta^{\prime} \mathrm{CCB}^{\ddagger}$ | B port | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCB}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CCB}}$ or GND , OE at GND and DIR at GND | 5.5 V | 3.6 V |  | 0.35 | 0.5 | mA |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}$ or GND | Open | Open |  | 5 |  | pF |  |
| $\mathrm{C}_{\mathrm{i}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CCA }}$ B or GND | 5 V | 3.3 V |  | 11 |  | pF |  |

$\dagger$ For I/O ports, the parameter IOZ includes the input leakage current.
$\ddagger$ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than $0 \vee$ or the associated $V_{C C}$.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\text {CCA }}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V}, \\ \mathrm{v}_{\text {CCB }}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\text {CCA }}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V}, \\ \mathrm{v}_{\text {CCB }}=2.7 \mathrm{~V} \\ \text { TO } 3.6 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tpHL | A | B | 1 | 7.1 | 1 | 7 | ns |
| tPLH |  |  | 1 | 6 | 1 | 7 |  |
| tPHL | B | A | 1 | 6.8 | 1 | 6.2 | ns |
| tPLH |  |  | 1 | 6.1 | 1 | 5.3 |  |
| tPZL | $\overline{\mathrm{OE}}$ | A | 1 | 9 | 1 | 9 | ns |
| tPZH |  |  | 1 | 8.3 | 1 | 8 |  |
| tPZL | OE | B | 1 | 8.2 | 1 | 10 | ns |
| tPZH |  |  | 1 | 8.1 | 1 | 10.2 |  |
| tPLZ | $\overline{\mathrm{OE}}$ | A | 1 | 4.7 | 1 | 5.2 | ns |
| tPHZ |  |  | 1 | 4.9 | 1 | 5.2 |  |
| tPLZ | $\overline{\mathrm{OE}}$ | B | 1 | 5.4 | 1 | 5.4 | ns |
| tPHZ |  |  | 1 | 6.3 | 1 | 7.4 |  |

operating characteristics, $\mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCB}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per transceiver | Outputs enabled | $C_{L}=0$, | $\mathrm{f}=10 \mathrm{MHz}$ | 20 | pF |
|  |  | Outputs disabled |  |  | 6.5 |  |

## PARAMETER MEASUREMENT INFORMATION FOR A TO B <br> $\mathrm{V}_{\mathrm{CCA}}=4.5 \mathrm{~V}$ TO 5.5 V AND $\mathrm{V}_{\mathrm{CCB}}=2.7 \mathrm{~V}$ TO 3.6 V



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}^{\mathbf{P L H}} / \mathbf{t P H L}^{2}$ | Open |
| $\mathbf{t}^{\mathbf{P L Z}} / \mathrm{t}_{\mathrm{PZL}}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NONINVERTING OUTPUTS


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION FOR A TO B <br> $\mathrm{V}_{\mathrm{CCA}}=4.5 \mathrm{~V}$ TO 5.5 V AND $\mathrm{V}_{\mathrm{CCB}}=3.6 \mathrm{~V}$ TO 5.5 V



| TEST | S1 |
| :---: | :---: |
| ${ }^{\text {tPLH/tPHL }}$ | Open |
| tPLZ/tPZL | 7 V |
| ${ }_{\text {tPHz }} /{ }^{\text {P }}$ PZH | GND |


VOLTAGE WAVEFORMS PULSE DURATION

VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NONINVERTING OUTPUTS


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION FOR B TO A <br> $\mathrm{V}_{\mathrm{CCA}}=4.5 \mathrm{~V}$ TO 5.5 V AND $\mathrm{V}_{\mathrm{CCB}}=2.7 \mathrm{~V}$ TO 3.6 V



| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tPLZ/tPZL | $2 \times V_{\text {CCA }}$ |
| tPHz/tPZH | GND |

LOAD CIRCUIT



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION FOR B TO A <br> $\mathrm{V}_{\mathrm{CCA}}=4.5 \mathrm{~V}$ TO 5.5 V AND $\mathrm{V}_{\text {CCB }}=3.6 \mathrm{~V}$ TO 5.5 V



| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | $2 \times$ V $_{\text {CCA }}$ |
| tPHZ/tPZH | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 4. Load Circuit and Voltage Waveforms
General Information
LVC Gates and MSI ..... 2
LVC Octals3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI
LV Octals7
Application Reports8
Mechanical Data9

## Contents

Page
SN54LV00A SN74LV00A Quadruple 2-Input Positive-NAND Gates ..... 6-3
SN54LV02A SN74LV02A Quadruple 2-Input Positive-NOR Gates ..... 6-9
SN54LV04A SN74LV04A Hex Inverters ..... 6-15
SN54LVU04A SN74LVU04A Hex Inverters ..... 6-21
SN54LV05A SN74LV05A Hex Inverters With Open-Drain Outputs ..... 6-27
SN54LV08A SN74LV08A Quadruple 2-Input Positive-AND Gates ..... 6-33
SN54LV14A SN74LV14A Hex Schmitt-Trigger Inverters ..... 6-39
SN54LV32A SN74LV32A Quadruple 2-Input Positive-OR Gates ..... 6-45
SN54LV74A SN74LV74A Dual Positive-Edge-Triggered D-Type Flip-Flops ..... 6-51
SN54LV86A SN74LV86A Quadruple 2-Input Exclusive-OR Gates ..... 6-59
SN54LV123A SN74LV123A Dual Retriggerable Monostable Multivibrators ..... 6-65
SN54LV125A SN74LV125A Quadruple Bus Buffer Gates With 3-State Outputs ..... 6-75
SN54LV126A SN74LV126A Quadruple Bus Buffer Gates With 3-State Outputs ..... 6-81
SN54LV132A SN74LV132A Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs ..... 6-87
SN54LV138A SN74LV138A 3-Line to 8-Line Decoders/Demultiplexers ..... 6-93
SN54LV139A SN74LV139A Dual 2-Line to 4-Line Decoders/Demultiplexers ..... 6-99
SN54LV157A SN74LV157A Quadruple 2-Line to 1-Line Data Selectors/Multiplexers ..... 6-105
SN54LV161A SN74LV161A 4-Bit Synchronous Binary Counters ..... 6-111
SN54LV163A SN74LV163A 4-Bit Synchronous Binary Counters ..... 6-123
SN54LV164A SN74LV164A 8-Bit Parallel-Out Serial Shift Registers ..... 6-135
SN54LV165A SN74LV165A Parallel-Load 8-Bit Shift Registers ..... 6-143
SN54LV174A SN74LV174A Hex D-Type Flip-Flops With Clear ..... 6-151
SN54LV175A SN74LV175A Quadruple D-Type Flip-Flops With Clear ..... 6-157

- EPICTM (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and $300-\mathrm{mil}$ DIPs (J)


## description

These quadruple 2-input positive-NAND gates are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LVOOA devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}} \bullet \mathrm{B}$ or $\mathrm{Y}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$ in positive logic.
The SN54LV00A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV00A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LVOOA . . J OR W PACKAGE
SN74LVOOA ... D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LVOOA... FK PACKAGE (TOP VIEW)


NC - No internal connection

FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{y}$ | $\mathbf{B}$ |  |
| $H$ | $H$ | L |
| L | $X$ | $H$ |
| $X$ | L | $H$ |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram, each gate (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20 mA
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127² $\mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $182^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ............................................. 170ºT/W
Storage temperature range, $\mathrm{T}_{\text {stg }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS389B - SEPTEMBER 1997 - REVISED APRIL 1998
recommended operating conditions (see Note 4)

|  |  |  | SN54LV00A | SN74LV00A | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 25.5 | 25.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 | 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0.5 | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 5.5 | 05.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 Q $\mathrm{V}_{\mathrm{CC}}$ | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{O}} \mathrm{H}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | ) -50 | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\bigcirc-2$ | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | < -6 | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | -12 | -12 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 50 | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 2 | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 6 | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 12 | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $0 \quad 200$ | 0200 | ns/V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $0 \quad 100$ | $0 \quad 100$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $0 \quad 20$ | $0 \quad 20$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 125 | -40 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | SN54LV00A |  |  | SN74LV00A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | S |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{I}^{\mathrm{OL}}=2 \mathrm{~mA}$ | 2.3 V |  | O | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V | - |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 3.4 |  |  | 3.4 |  |  | pF |
|  |  | 5 V | 3.4 |  |  | 3.4 |  |  |  |

## QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS389B - SEPTEMBER 1997 - REVISED APRIL 1998
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)


* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV00A |  | SN74LV00A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5 | 7.9 |  | 10.5 | 1 | 9.5 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.9 | 11.4 | $\bigcirc$ | 14 | 1 | 13 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV00A |  | SN74LV00A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 3.6 | 5.5 | $\underline{1}$ | 7.5 | 1 | 6.5 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 4.9 | 7.5 | Q1 | 9.5 | 1 | 8.5 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV00A |  | UNIT |
| :--- | ---: | ---: | :---: |
|  |  | MIN |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 9.5 | pF |
|  |  |  | 5 V | 11 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tpLZ/tPZL | $\mathrm{V}_{\text {cc }}$ |
| tPHz/tPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV02A devices are quadruple 2 -input positive-NOR gates designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The 'LV02A devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}+\mathrm{B}}$ or $\mathrm{Y}=\overline{\mathrm{A}} \cdot \overline{\mathrm{B}}$ in positive logic.
The SN54LV02A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV02A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.


FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | B |  |
| $H$ | $X$ | L |
| $X$ | $H$ | L |
| L | L | $H$ |


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$







Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ............................................................ $\pm 50 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package .......................................... $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ........................................... $158^{\circ} \mathrm{C} / \mathrm{W}$

NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... $170^{\circ} \mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## SN54LV02A, SN74LV02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS390B - APRIL 1998 - REVISED JULY 1998
recommended operating conditions (see Note 4)

|  |  |  | SN54LV02A |  | SN74LV02A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
| $\mathrm{V}_{1}$ | Input voltage |  |  | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  |  | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | Q | -12 |  | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 20 | 0 | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C c}$ | SN54LV02A |  |  | SN74LV02A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{IOH}^{\prime}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | 4 |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 4 |  |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{l} \mathrm{OL}=6 \mathrm{~mA}$ | 3 V |  |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V | $\bigcirc$ |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | 8 |  | $\pm 1$ | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V | 5 |  |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 1.6 |  |  | 1.6 |  |  | pF |

## QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS390B - APRIL 1998 - REVISED JULY 1998
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV02A |  | SN74LV02A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 8.3 | 12.4 | 1 | 15 | 1 | 15 | ns |
| tpd | A or B | Y | $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 11 | 16.1 | 1 | 19 | 1 | 19 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV02A |  | SN74LV02A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5.6 | 7.9 |  | 9.5 | 1 | 9.5 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7.6 | 11.4 |  | 13 | 1 | 13 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV02A |  | SN74LV02A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 3.9 | 5.5 | 1 | 6.5 | 1 | 6.5 | ns |
| tpd | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.3 | 7.5 | 1 | 8.5 | 1 | 8.5 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV02A |  | UNIT |
| :--- | ---: | ---: | :---: |
|  |  | MIN |  |
| MAX |  |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.2 | 0.8 |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.1 | -0.8 |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 3.2 | V |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 | V |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | V Cc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 8.9 | pF |
|  |  |  | 5 V | 10.3 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | $\mathrm{V}_{\mathrm{Cc}}$ |
| tPHZ/tPZH | GND |
| Open Drain | VCC |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)
description
These hex inverters are designed for 2-V to $5.5-\mathrm{V}$ $\mathrm{V}_{\mathrm{CC}}$ operation.
The 'LV04A devices contain six independent inverters. These devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}}$.

The SN54LV04A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV04A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LV04A... J OR W PACKAGE
SN74LV04A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV04A .. . FK PACKAGE (TOP VIEW)


NC - No internal connection
FUNCTION TABLE
(each inverter)

| INPUT <br> A | OUTPUT <br> Y |
| :---: | :---: |
| H | L |
| L | H |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram, each inverter (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. 0.5 V to 7 V





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... $182^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... 170ㅇ․ $\mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LV04A | SN74LV04A | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 25.5 | 25.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 | 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0.5 | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 - 5.5 | 0 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | $\bigcirc$ | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\bigcirc-2$ | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | < $\quad-6$ | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | -12 | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 50 | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 2 | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 6 | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 12 | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $0 \quad 200$ | $0 \quad 200$ | ns/V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $0 \quad 100$ | $0 \quad 100$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $0 \quad 20$ | $0 \quad 20$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 125 | -40 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV04A |  |  | SN74LV04A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | \$ |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  |  |  |  | 0.1 | V |
|  | $\mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | S | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{l} \mathrm{OL}=6 \mathrm{~mA}$ | 3 V |  | 人 | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V | \% |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V | 2.3 |  |  | 2.3 |  |  | pF |
|  |  | 5 V | 2.3 |  |  | 2.3 |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV04A | SN74LV04A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 7.1 | 11.7 | C 14 | 1 | 14 | ns |
| $t_{\text {pd }}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10 | 15.5 | <1 18 | 1 | 18 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV04A | SN74LV04A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN MAX | MIN | MAX |  |
| $\mathrm{tpd}^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5.1 | 7.1 | C 8.5 | 1 | 8.5 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7.3 | 10.6 | Q 12 | 1 | 12 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV04A |  | SN74LV04A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 3.6 | 5.5 |  | 6.5 | 1 | 6.5 | ns |
| tpd | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.1 | 7.5 | 1 | 8.5 | 1 | 8.5 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV04A |  | UNIT |
| :--- | ---: | ---: | :---: |
|  |  | MIN |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 9.6 | pF |
|  |  |  | 5 V | 11.4 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PHL}}$ and tPLH are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Unbuffered Outputs
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

These hex inverters are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V}$ $\mathrm{V}_{\mathrm{CC}}$ operation.
The 'LVU04A devices contain six independent inverters with unbuffered outputs. These devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}}$.

SN54LVU04A . . J OR W PACKAGE
SN74LVU04A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LVU04A . . FK PACKAGE
(TOP VIEW)


NC - No internal connection

The SN54LVUU4A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVU04A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each inverter)

| INPUT |  |
| :---: | :---: |
| A | OUTPUT |
| Y |  |
| H | L |
| L | H |


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram, each inverter (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$


Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$.




Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package .......................................... . 158² $\mathrm{C} / \mathrm{W}$
DGV package ....................................... 182² $\mathrm{C} / \mathrm{W}$
NS package .......................................... $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... 170² $\mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{CC}}$ | SN54LVU04A |  |  | SN74LVU04A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}^{\prime}=-50 \mu \mathrm{~A}$ |  |  | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ |  | 2.3 V | 2 |  |  | 2 |  |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ |  | 3 V | 2.48 |  |  | 2.48 |  |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ |  | 4.5 V | 3.8 |  | S | 3.8 |  |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ |  | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |  |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ |  | 2.3 V |  |  | 0.4 |  |  | 0.4 |  |  |
|  | $\mathrm{l} \mathrm{OL}=6 \mathrm{~mA}$ |  | 3 V |  |  | 0.44 |  |  | 0.44 |  |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 4.5 V | C |  | 0.55 |  |  | 0.55 |  |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 5.5 V | Q | $\pm 1$ |  | $\pm 1$ |  |  | $\mu \mathrm{A}$ |  |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, | $\mathrm{I}=0$ | 5.5 V | 20 |  |  | 20 |  |  | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 4 |  |  | 4 |  |  | pF |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)


* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LVU04A |  | SN74LVU04A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tpd* | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 2.5 | 8.9 |  | 10.5 | 1 | 10.5 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 4.7 | 11.4 | 1 | 13 | 1 | 13 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LVU04A | SN74LVU04A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 2.2 | 5.5 | 16.5 | 1 | 6.5 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 3.9 | 7 | +1 8 | 1 | 8 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

\left.| PARAMETER | SN74LVU04A |  | UNIT |  |
| :--- | :--- | ---: | ---: | :---: |
|  |  | MIN |  | MAX |$\right)$

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 5.6 | pF |
|  |  |  | 5 V | 6.7 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | VCC |
| tPHZ/tPZH | GND |
| Open Drain | V $_{\text {CC }}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV05A devices contain six independent inverters designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices perform the Boolean function $Y=\bar{A}$.

The open-drain outputs require pullup resistors to perform correctly and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

The SN54LV05A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.The SN74LV05A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LV05A... J OR W PACKAGE
SN74LV05A ...D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV05A... FK PACKAGE (TOP VIEW)

NC - No internal connection

(each inverter)

| INPUT <br> $\mathbf{A}$ | OUTPUT <br> $\mathbf{Y}$ |
| :---: | :---: |
| $H$ | L |
| L | $H$ |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ................................................................. 0.5 V to 7 V





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... $182^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ...................................... $170^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots{ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | SN54LV05A |  | SN74LV05A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | $\mathrm{C} \times 0.3$ |  | $\mathrm{C} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | $\mathrm{C} \times 0.3$ |  | $\mathrm{C} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | ns/V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV05A | SN74LV05A | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN MAX | MIN MAX |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 | 0.1 | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 | 0.4 | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 | 0.44 | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 | 0.55 | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 0.1$ | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 2 | 20 | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 | 5 | 5 | $\mu \mathrm{A}$ |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV05A |  | SN74LV05A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }_{\text {tpd }}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV05A |  | SN74LV05A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }_{\text {tpd }}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV05A |  | SN74LV05A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }_{\text {tpd }}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV05A | UNIT |  |
| :--- | :---: | :---: | :---: |
|  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | VCC |
| tPHZ/tPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS

LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)
description
These quadruple 2-input positive-AND gates are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LV08A devices perform the Boolean function $Y=A \bullet B$ or $Y=\overline{\bar{A}+\bar{B}}$ in positive logic.
The SN54LV08A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV08A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LV08A... J OR W PACKAGE
SN74LV08A ... D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV08A... FK PACKAGE (TOP VIEW)


NC - No internal connection

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram, each gate (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V






Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ........................................... . $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ........................................ 182² $\mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ...................................... 170 ${ }^{\circ} \mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## SN54LV08A, SN74LV08A <br> QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS387B - SEPTEMBER 1997 - REVISED MAY 1998
recommended operating conditions (see Note 4)

|  |  |  | SN54LV08A | SN74LV08A | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 25.5 | 25.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 | 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0.5 | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 5.5 | 05.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 V $\mathrm{V}_{\mathrm{CC}}$ | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | ) -50 | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | Q -2 | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $8^{5}-6$ | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | -12 | -12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 50 | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 2 | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 6 | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 12 | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $0 \quad 200$ | $0 \quad 200$ | ns/V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $0 \quad 100$ | $0 \quad 100$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $0 \quad 20$ | $0 \quad 20$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 125 | -40 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV08A |  |  | SN74LV08A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | \$ |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V | 0.1 |  |  | 0.1 |  |  | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | S | 0.4 | $\begin{array}{r}0.4 \\ 0.44 \\ \hline 0.55\end{array}$ |  |  |  |
|  | $\mathrm{OL}=6 \mathrm{~mA}$ | 3 V | 0.44 |  |  |  |  |  |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V | 0.55 |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | O | $\pm 1$ |  |  |  |  |  |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 5.5 V |  |  | 20 | 20 |  |  | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 3.4 |  |  | 3.4 |  |  | pF |
|  |  | 5 V | 3.4 |  |  | 3.4 |  |  |  |

## QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS387B - SEPTEMBER 1997 - REVISED MAY 1998
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV08A |  | SN74LV08A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 7.9 | 13.8 |  | 17 | 1 | 16 | ns |
| ${ }_{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10.5 | 17.3 | 2 | 21 | 1 | 20 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV08A |  | SN74LV08A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5.6 | 8.8 |  | 11.5 | 1 | 10.5 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7.5 | 12.3 | ${ }^{1}$ | 15 | 1 | 14 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV08A | SN74LV08A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 4.1 | 5.9 | C 8 | 1 | 7 | ns |
| ${ }_{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.5 | 7.9 | ¢ 10 | 1 | 9 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV08A |  | UNIT |
| :--- | ---: | ---: | :---: |
|  |  | MIN |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 9.5 | pF |
|  |  |  | 5 V | 11 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tpLZ/tPZL | $\mathrm{V}_{\text {cc }}$ |
| tPHz/tPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)
description
These hex Schmitt-trigger inverters are designed for 2-V to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LV14A devices contain six independent inverters. These devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A}}$.

The SN54LV14A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV14A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LV14A . . . J OR W PACKAGE
SN74LV14A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV14A . . . FK PACKAGE (TOP VIEW)


NC - No internal connection

| FUNCTION TABLE |
| :---: |
| (each inverter) |


| INPUT <br> A | OUTPUT <br> Y |
| :---: | :---: |
| H | L |
| L | H |


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram, each inverter (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. 0.5 V to 7 V





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... $182^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ...................................... 170 ${ }^{\circ} \mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | SN54LV14A |  | SN74LV14A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV14A |  | SN74LV14A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{T}+}$ <br> Positive-going threshold |  | 2.5 V |  | 1.75 |  |  | 1.75 | V |
|  |  | 3.3 V |  | 2.31 |  |  | 2.31 |  |
|  |  | 5 V |  | 3.5 |  |  | 3.5 |  |
| $V_{T-}$ <br> Negative-going threshold |  | 2.5 V | 0.75 |  | 0.75 |  |  | V |
|  |  | 3.3 V | 0.99 |  | 0.99 |  |  |  |
|  |  | 5 V | 1.5 |  | 1.5 |  |  |  |
| $\begin{gathered} \Delta \mathrm{V}_{\mathrm{T}} \\ \text { Hysteresis }\left(\mathrm{V}_{\mathrm{T}_{+}-} \mathrm{V}_{\left.\mathrm{T}_{-}\right)}\right. \end{gathered}$ |  | 2.5 V | 0.25 | 1 | 0.25 |  | 1 | V |
|  |  | 3.3 V | 0.33 | 1.32 | 0.33 |  | 1.32 |  |
|  |  | 5 V | 0.5 | 4 2 | 0.5 |  | 2 |  |
| VOH | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ | 4 | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 | O | 2.48 |  |  |  |
|  | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V | 8 | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{lOL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| loff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 2.3 |  | 2.3 |  |  | pF |
|  |  | 5 V | 2.3 |  | 2.3 |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV14A | SN74LV14A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10.2 | 19.7 | 122 | 1 | 22 | ns |
| ${ }^{\text {tpd }}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 13.3 | 24 | 127 | 1 | 27 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV14A |  | SN74LV14A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 7.3 | 12.8 |  | 15.9 | 1 | 15 | ns |
| ${ }_{\text {tpd }}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 9.6 | 16.3 | 81 | 19.4 | 1 | 18.5 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV14A |  | SN74LV14A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MII | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5.1 | 8.6 |  | 10 | 1 | 10 | ns |
| tpd | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.7 | 10.6 | Q | 12 | 1 | 12 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV14A |  | UNIT |  |
| :--- | :--- | ---: | ---: | :---: |
|  |  | MIN |  | MAX |
|  |  | 0.22 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.1 | -0.8 | V |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 3.1 | V |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 2.31 |  | V |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | 0.99 | V |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  |  |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | Vcc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 8.8 | pF |
|  |  |  | 5 V | 9.6 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPICTM (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)
description
These quadruple 2-input positive-OR gates are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LV32A devices perform the Boolean function $Y=A+B$ or $Y=\overline{\bar{A}} \cdot \overline{\mathrm{~B}}$ in positive logic.
The SN54LV32A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV32A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LV32A... J OR W PACKAGE
SN74LV32A...D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV32A... FK PACKAGE (TOP VIEW)


NC - No internal connection

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram, each gate (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$







Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$

N package ........................................... . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... 170² $\mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## SN54LV32A, SN74LV32A <br> QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS385A - SEPTEMBER 1997 - REVISED APRIL 1998
recommended operating conditions (see Note 4)

|  |  |  |  | 32A |  | 32A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | UNT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  |  |
| $V_{\text {IH }}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  | V |
| $V_{\text {IH }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 |  |
| $V_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ | v |
| $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  |  |  | -50 | $\mu \mathrm{A}$ |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | SN54LV32A |  |  | SN74LV32A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | s |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{I}^{\mathrm{OL}}=2 \mathrm{~mA}$ | 2.3 V |  | cr | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | A | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V | < |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 3.4 |  |  | 3.4 |  |  | pF |
|  |  | 5 V | 3.4 |  |  | 3.4 |  |  |  |

## QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS385A - SEPTEMBER 1997 - REVISED APRIL 1998
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV32A |  | SN74LV32A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 7.1 | 12.8 |  | 16 | 1 | 15 | ns |
| tpd | $A$ or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 9.6 | 16.2 | 1 | 20 | 1 | 19 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV32A |  | SN74LV32A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5 | 7.9 |  | 9.5 | 1 | 9.5 | ns |
| tpd | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.9 | 11.4 | 1 | 13 | 1 | 13 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV32A |  | SN74LV32A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 3.6 | 5.5 |  | 6.5 | 1 | 6.5 | ns |
| ${ }_{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 4.9 | 7.5 | ${ }^{2}$ | 8.5 | 1 | 8.5 | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV32A |  | UNIT |
| :---: | ---: | ---: | :---: |
|  |  | MIN |  |
| MAX |  |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.2 | 0.8 |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.1 | -0.8 |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 3.1 | V |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 | V |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | Vcc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 9.5 | pF |
|  |  |  | 5 V | 11 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tpLZ/tPZL | $\mathrm{V}_{\text {cc }}$ |
| tPHz/tPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $V_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

These dual positive-edge-triggered D-type flip-flops are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

A low level at the preset ( $\overline{\text { PRE }}$ ) or clear ( $\overline{\mathrm{CLR}}$ ) inputs sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text { PRE }}$ and CLR are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

SN54LV74A . . J OR W PACKAGE
SN74LV74A ... D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV74A ... FK PACKAGE


NC - No internal connection

The SN54LV74A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV74A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PRE }}$ | $\overline{\text { CLR }}$ | CLK | D | Q | $\overline{\mathbf{Q}}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | $\mathrm{H}^{\dagger}$ | $\mathrm{H}^{\dagger}$ |
| H | H | $\uparrow$ | H | H | L |
| H | H | $\uparrow$ | L | L | H |
| H | H | L | X | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}}_{0}$ |

$\dagger$ This configuration is unstable; that is, it does not persist when $\overline{\text { PRE or }} \overline{\mathrm{CLR}}$ returns to its inactive (high) level.
logic symbol $\ddagger$

$\ddagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram, each flip-flop (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\)-0.5 V to 7 V
```

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 7 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{I \mathrm{~K}}\left(\mathrm{~V}_{\mathrm{I}}<0\right)$ ..... $-20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$ ..... $\pm 25 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 50 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 3): D package ..... $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..... $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $182^{\circ} \mathrm{C} / \mathrm{W}$
NS package ..... $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..... $170^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$

```\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | SN54LV74A |  | SN74LV74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| VCC | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | $\mathrm{C} \times 0.3$ |  | $\mathrm{C} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{I} O H}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | ns/V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV74A |  |  | SN74LV74A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}^{\prime}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | 8 | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{OL}=6 \mathrm{~mA}$ | 3 V |  | A | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V | \% |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| loff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V | 2.1 |  |  | 2.1 |  |  | pF |
|  |  | 5 V | 2.1 |  |  | 2.1 |  |  |  |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV74A |  | SN74LV74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  |  | PRE or CLR low | 8 |  | 9 |  | 9 |  |  |
| tw | Puse duration | CLK | 8 |  | 9 |  | 9 |  | ns |
| $t_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 8 |  | 9 |  | 9 |  | ns |
|  |  | $\overline{\text { PRE or } \overline{C L R}}$ inactive | 7 |  | 7 |  | 7 |  |  |
|  | Hold time, data after CLK $\uparrow$ |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV74A |  | SN74LV74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse duration | $\overline{\text { PRE }}$ or CLR low | 6 |  | 7 |  | 7 |  |  |
| t ${ }_{\text {w }}$ | Pulse duration | CLK | 6 |  | 7 |  | 7 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 6 |  | 7 |  | 7 |  | ns |
|  |  | $\overline{\text { PRE or CLR inactive }}$ | 5 |  | 5 |  | 5 |  |  |
| th | Hold time, data after CLK $\uparrow$ |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV74A |  | SN74LV74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse duration | $\overline{\text { PRE or CLR low }}$ | 5 |  | 5 |  | 5 |  |  |
| tw | Puse duration | CLK | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 5 |  | 5 |  | 5 |  | ns |
|  |  | $\overline{\text { PRE or } \overline{C L R} \text { inactive }}$ | 3 |  | 3 |  | 3 |  |  |
| th | Hold time, data after CLK $\uparrow$ |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV74A |  | SN74LV74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 50 | 100 |  | 40 | 4 | 40 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 30 | 70 |  | 25 | 4 | 25 |  |  |
| $t_{\text {pd }}{ }^{*}$ | $\overline{\text { PRE or CLR }}$ | Q or $\overline{\mathrm{Q}}$ | $C_{L}=15 \mathrm{pF}$ |  | 9.8 | 14.8 | 1 | 17 | 1 | 17 | ns |
|  | CLK |  |  |  | 11.1 | 16.4 | 1 | 19 | 1 | 19 |  |
| ${ }^{\text {tpd }}$ | $\overline{\text { PRE or CLR }}$ | Q or $\overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ |  | 13 | 17.4 | 1 | 20 | 1 | 20 | ns |
|  | CLK |  |  |  | 14.2 | 20 | < 1 | 23 | 1 | 23 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV74A |  | SN74LV74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {fmax }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ | 80 | 140 |  | 70 | 4 | 70 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 50 | 90 |  | 45 | 4 | 45 |  |  |
| $t_{\text {pd }}{ }^{*}$ | $\overline{\text { PRE or } \overline{\mathrm{CLR}} \text { ] }}$ | Q or $\overline{\mathrm{Q}}$ | $C_{L}=15 \mathrm{pF}$ |  | 6.9 | 12.3 |  | 14.5 | 1 | 14.5 | ns |
|  | CLK |  |  |  | 7.9 | 11.9 | 1 | 14 | 1 | 14 |  |
| ${ }^{\text {tpd }}$ | $\overline{\text { PRE or CLR }}$ | Q or $\overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ |  | 9.2 | 15.8 | 1 | 18 | 1 | 18 | ns |
|  | CLK |  |  |  | 10.2 | 15.4 | < 1 | 17.5 | 1 | 17.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV74A |  | SN74LV74A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{f}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 130 | 180 |  | 110 | 4 | 110 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 90 | 140 |  | 75 | 4 | 75 |  |  |
| $t_{\text {pd }}{ }^{*}$ | $\overline{\text { PRE or CLR }}$ | Q or $\overline{\mathrm{Q}}$ | $C_{L}=15 \mathrm{pF}$ |  | 5 | 7.7 | 1 | 9 | 1 | 9 | ns |
|  | CLK |  |  |  | 5.6 | 7.3 | 1 | 8.5 | 1 | 8.5 |  |
| $t_{\text {pd }}$ | $\overline{\text { PRE or CLR }}$ | Q or $\overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ |  | 6.6 | 9.7 | 1 | 11 | 1 | 11 | ns |
|  | CLK |  |  |  | 7.2 | 9.3 | < 1 | 10.5 | 1 | 10.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

SCLS381D - AUGUST 1997 - REVISED JUNE 1998
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV74A |  | UNIT |
| :--- | ---: | ---: | :---: |
|  |  | MIN |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 21 | pF |
|  |  | 5 V | 23 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tpLZ/tPZL | $\mathrm{V}_{\text {cc }}$ |
| tPHz/tPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV86A devices are quadruple 2-input exclusive-OR gates designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function $Y=A \oplus B$ or $Y=\bar{A} B+A \bar{B}$ in positive logic.
A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

SN54LV86A... J OR W PACKAGE
SN74LV86A ... D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV86A... FK PACKAGE (TOP VIEW)


NC - No internal connection

The SN54LV86A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV86A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each gate) |  |
| :---: | :---: |
| INPUTS  OUTPUT <br> A B Y <br> L L L <br> L H H <br> H L H <br> H H L |  |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.





These are five equivalent exclusive-OR symbols valid for an 'LV86A gate in positive logic; negation may be shown at any two ports.


The output is active (low) if all inputs stand at the same logic level (i.e., $A=B$ ).


The output is active (low) if an even number of inputs (i.e., 0 or 2 ) are active.


The output is active (high) if an odd number of inputs (i.e., only 1 of the 2 ) are active.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV86A |  | SN74LV86A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }_{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV86A |  | SN74LV86A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }_{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV86A |  | SN74LV86A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }^{\text {tpd }}$ | A or B | Y | $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER |  | SN74LV86A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OL(P) }}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | V |
| V OL(V) | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{IH}}(\mathrm{D})$ | High-level dynamic input voltage |  |  |  | V |
| $\mathrm{V}_{\text {IL ( }}$ ( $)$ | Low-level dynamic input voltage |  |  |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPHL and tPLH are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $V_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, up to $100 \%$ Duty Cycle
- Overriding Clear Terminates Output Pulse
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV123A devices are dual retriggerable monostable multivibrators designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the $\bar{A}$ input is low and the $B$ input goes high. In the second method, the B input is high and the $\overline{\mathrm{A}}$ input goes low. In the third method, the $\overline{\mathrm{A}}$ input is low, the B input is high, and the clear ( $\overline{\mathrm{CLR}}$ ) input goes high.

SN54LV123A... J OR W PACKAGE
SN74LV123A ... D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV123A . . . FK PACKAGE
(TOP VIEW)


NC - No internal connection

The basic pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between $\mathrm{C}_{\text {ext }}$ and $\mathrm{R}_{\text {ext }} / \mathrm{C}_{\text {ext }}$ (positive) and an external resistor connected between $\mathrm{R}_{\text {ext }} / \mathrm{C}_{\text {ext }}$ and $\mathrm{V}_{\mathrm{CC}}$. To obtain variable pulse durations, connect an external variable resistance between $\mathrm{R}_{\text {ext }} / \mathrm{C}_{\text {ext }}$ and $\mathrm{V}_{\mathrm{CC}}$.
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active ( $\overline{\mathrm{A}}$ ) or high-level-active (B) input. Pulse duration can be reduced by taking CLR low. Figure 1 illustrates pulse control by retriggering the inputs and early clearing.
The SN54LV123A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV123A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C L R}}$ | $\overline{\mathbf{A}}$ | $\mathbf{B}$ | $\mathbf{Q}$ | $\overline{\mathbf{Q}}$ |
| L | X | X | L | H |
| X | H | X | $\mathrm{L} \dagger$ | $\mathrm{H}^{\dagger}$ |
| X | X | L | $\mathrm{L} \dagger$ | $\mathrm{H} \dagger$ |
| H | L | $\uparrow$ | $\Omega$ | J |
| H | $\downarrow$ | H | $\Omega$ | J |
| $\uparrow$ | L | H | $\Omega$ | $\mathrm{\Omega}$ |

$\dagger$ These outputs are based on the conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

## logic symbol $\ddagger$


$\ddagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram, each multivibrator (positive logic)



SCLS393 - APRIL 1998
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | $V_{C C}$ | SN54LV123A |  |  | SN74LV123A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ |  |  | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  |  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |  |
|  |  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |  |
|  |  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |  |
| VOL |  | $\mathrm{I} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |  |
|  |  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  |  | 0.4 |  |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  |  | 0.44 |  |  | 0.44 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |  |
| 1 | $\mathrm{R}_{\text {ext }} / \mathrm{C}_{\text {ext }}{ }^{\dagger}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
|  | $\overline{\mathrm{A}} \mathrm{B}$, and $\overline{C L R}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 0 V |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  |
|  | A, B, and CLR |  | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  |
| ICC | Quiescent | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND}, \quad \mathrm{I} \mathrm{O}=0$ | 5.5 V |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |  |
| ${ }^{\text {ICC }}$ | Active state (per circuit) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{R}_{\mathrm{ext}} / \mathrm{C}_{\mathrm{ext}}=0.5 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | 2.7 V |  |  |  |  |  |  | $\mu \mathrm{A}$ |  |
|  |  |  | 3.6 V |  |  |  |  |  |  |  |  |
|  |  |  | 5.5 V |  |  |  |  |  |  |  |  |
| Ioff |  | $\mathrm{V}_{\mathrm{\prime}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  |  |  |  | 5 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  |  |  | pF |  |
|  |  | 5 V |  |  |  |  |  |  |  |  |

$\dagger$ This test is performed with the terminal in the off-state condition.
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figures 1 and 2)

|  |  |  | TEST CONDITIONS |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV123A |  | SN74LV123A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse | $\overline{\mathrm{CLR}}$ |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {w }}$ | duration | $\overline{\mathrm{A}}$ or B trigger |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {rr }}$ | Pulse retrigger time |  | $\mathrm{R}_{\mathrm{ext}}=1 \mathrm{k} \Omega$ | $\mathrm{C}_{\text {ext }}=100 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  |  |  | $\mathrm{C}_{\text {ext }}=0.01 \mu \mathrm{~F}$ |  |  |  |  |  |  |  | $\mu \mathrm{s}$ |  |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figures 1 and 2)

|  |  |  | TEST CONDITIONS |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV123A |  | SN74LV123A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tw }}$ | Pulse duration | $\overline{\mathrm{CLR}}$ |  |  |  |  |  |  |  |  |  |  |  | ns |
|  |  | $\overline{\mathrm{A}}$ or B trigger |  |  |  |  |  |  |  |  |  |  |  |
| trr | Pulse retrigger time |  | $\mathrm{R}_{\text {ext }}=1 \mathrm{k} \Omega$ | $\mathrm{C}_{\text {ext }}=100 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |  |
|  |  |  | $\mathrm{C}_{\text {ext }}=0.01 \mu \mathrm{~F}$ |  |  |  |  |  |  |  | $\mu \mathrm{s}$ |  |  |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figures 1 and 2)

|  |  |  | TEST CONDITIONS |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV123A |  | SN74LV123A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse | $\overline{\mathrm{CLR}}$ |  |  |  |  |  |  |  |  |  |  |
| tw | duration | $\overline{\mathrm{A}}$ or B trigger |  |  |  |  |  |  |  |  |  | ns |
| trr | Pulse retrigger time |  | $\mathrm{R}_{\mathrm{ext}}=1 \mathrm{k} \Omega$ | $\mathrm{C}_{\text {ext }}=100 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  |  |  | $\mathrm{C}_{\text {ext }}=0.01 \mu \mathrm{~F}$ |  |  |  |  |  |  |  | us |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV123A |  | SN74LV123A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH* | $\bar{A}$ or B | Q or $\overline{\mathrm{Q}}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | $\overline{\mathrm{CLR}}$ | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | $\overline{\mathrm{CLR}}$ trigger | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{\mathrm{A}}$ or B | Q or $\overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{C L R}$ | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{\mathrm{CLR}}$ trigger | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| $t_{w}{ }^{\dagger}$ |  | Q or $\overline{\mathrm{Q}}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{C}_{\mathrm{ext}}=28 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{ext}}=2 \mathrm{k} \Omega \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | ns |
|  |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{C}_{\mathrm{ext}}=0.01 \mu \mathrm{~F}, \\ \mathrm{R}_{\mathrm{ext}}=10 \mathrm{k} \Omega \end{gathered}$ |  |  |  |  |  |  |  | $\mu \mathrm{S}$ |
|  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{C}_{\mathrm{ext}}=0.1 \mu \mathrm{~F}, \\ & \mathrm{R}_{\mathrm{ext}}=10 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  | ms |
| $\Delta \mathrm{t}_{\text {w }} \ddagger$ |  |  |  |  |  |  |  |  |  |  | \% |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger_{\mathrm{t}}=$ Duration of pulse at Q and $\overline{\mathrm{Q}}$ outputs
$\ddagger \Delta \mathrm{t}_{\mathrm{w}}=$ Output pulse duration variation $(\mathrm{Q}$ and $\overline{\mathrm{Q}}$ ) between circuits in same package
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV123A |  | SN74LV123A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tpLH* | $\bar{A}$ or B | Q or $\overline{\mathrm{Q}}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tpHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | $\overline{C L R}$ | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | $\overline{\mathrm{CLR}}$ trigger | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tpHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{\mathrm{A}}$ or B | Q or $\overline{\mathrm{Q}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{C L R}$ | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{\mathrm{CLR}}$ trigger | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| $t_{w}{ }^{\dagger}$ |  | Q or $\overline{\mathrm{Q}}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{C}_{\mathrm{ext}}=28 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{ext}}=2 \mathrm{k} \Omega \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | ns |
|  |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{C}_{\mathrm{ext}}=0.01 \mu \mathrm{~F}, \\ \mathrm{R}_{\mathrm{ext}}=10 \mathrm{k} \Omega \end{gathered}$ |  |  |  |  |  |  |  | $\mu \mathrm{S}$ |
|  |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{C}_{\mathrm{ext}}=0.1 \mu \mathrm{~F}, \\ \mathrm{R}_{\mathrm{ext}}=10 \mathrm{k} \Omega \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | ms |
| $\Delta \mathrm{t}_{\mathrm{w}} \ddagger$ |  |  |  |  |  |  |  |  |  |  | \% |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger_{\mathrm{w}}=$ Duration of pulse at Q and $\overline{\mathrm{Q}}$ outputs
$\ddagger \Delta \mathrm{t}_{\mathrm{w}}=$ Output pulse duration variation ( Q and $\overline{\mathrm{Q}}$ ) between circuits in same package


## SN54LV123A, SN74LV123A

## DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SCLS393 - APRIL 1998
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | TEST CONDITIONS | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV123A |  | SN74LV123A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH* | $\overline{\mathrm{A}}$ or B | Q or $\bar{Q}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | $\overline{\mathrm{CLR}}$ | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | $\overline{\text { CLR }}$ trigger | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tpHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{\mathrm{A}}$ or B | Q or $\overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{C L R}$ | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{C L R}$ trigger | Q or $\overline{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| $t_{w}{ }^{\dagger}$ |  | Q or $\overline{\mathrm{Q}}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{C}_{\mathrm{ext}}=28 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{ext}}=2 \mathrm{k} \Omega \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | ns |
|  |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{C}_{\mathrm{ext}}=0.01 \mu \mathrm{~F}, \\ \mathrm{R}_{\mathrm{ext}}=10 \mathrm{k} \Omega \end{gathered}$ |  |  |  |  |  |  |  | $\mu \mathrm{S}$ |
|  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{C}_{\mathrm{ext}}=0.1 \mu \mathrm{FF}, \\ & \mathrm{R}_{\mathrm{ext}}=10 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  | ms |
| $\Delta \mathrm{t}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  |  | \% |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger_{\mathrm{w}}=$ Duration of pulse at Q and $\overline{\mathrm{Q}}$ outputs
$\ddagger \Delta \mathrm{t}_{\mathrm{w}}=$ Output pulse duration variation ( Q and $\overline{\mathrm{Q}}$ ) between circuits in same package
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | V CC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 1 M H z, Z_{O}=50 \Omega, t_{r}=3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$.
C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV125A quadruple bus buffer gates are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices feature independent line drivers with 3 -state outputs. Each output is disabled when the associated output-enable ( $\overline{\mathrm{OE}}$ ) input is high.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV125A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV125A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer) |  |
| :--- | :---: |
| INPUTS  OUTPUT <br> OE A Y <br> L H H <br> L L L <br> H X Z |  |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{l}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20 mA
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{C}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 35 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 70 \mathrm{~mA}$
Package thermal impedance, $\theta_{\text {JA }}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package . .......................................... . . $182^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ............................................. $170^{\circ} \mathrm{C} / \mathrm{W}$

Storage temperature range, $\mathrm{T}_{\text {stg }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV125A |  | SN74LV125A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{IOH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 | \$ | 3.8 |  |  |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 | 0.1 |  |  | V |
|  | $\mathrm{I} \mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | - 0.4 |  |  |  |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | A 0.44 | 0.44 |  |  |  |
|  | $\mathrm{I} \mathrm{OL}=16 \mathrm{~mA}$ | 4.5 V |  | 0.55 | 0.55 |  |  |  |
| I | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V | - | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{I}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| loff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 2 |  | 2 |  | pF |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV125A |  | SN74LV125A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 6.8 | 13 | 1 | 15.5 | 1 | 15.5 | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  | 7 | 13 | 1 | 15.5 | 1 | 15.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 5.1 | 14.7 | 1 | -17 | 1 | 17 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 8.7 | 16.5 | 1 | 18.5 | 1 | 18.5 |  |
| ten | $\overline{O E}$ | Y |  |  | 8.8 | 16.5 | 1 | 18.5 | 1 | 18.5 | ns |
| ${ }^{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 7.3 | 18.2 | 1 | 20.5 | 1 | 20.5 | ns |
| $\mathrm{t}_{\text {sk }(0)}{ }^{\dagger}$ |  |  |  |  |  | 2 | - |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV125A |  | SN74LV125A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 4.8 | 8 | 1 | 9.5 | 1 | 9.5 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 4.8 | 8 | 1 | 9.5 | 1 | 9.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 4.1 | 9.7 | 1 | <11.5 | 1 | 11.5 |  |
| ${ }_{\text {tpd }}$ | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 6.1 | 11.5 | 1 | 13 | 1 | 13 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 6.2 | 11.5 | 1 | 13 | 1 | 13 |  |
| $\mathrm{t}_{\text {dis }}$ | OE | Y |  |  | 5.5 | 13.2 | 1 | 15 | 1 | 15 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 | - |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV125A |  | SN74LV125A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{p d}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 3.4 | 5.5 | 1 | 6.5 | 1 | 6.5 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 3.4 | 5.1 | 1 |  | 1 | 6 |  |
| $\mathrm{t}_{\text {dis }}{ }^{\text {* }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 3.2 | 6.8 | 1 | - 8 | 1 | 8 |  |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 4.3 | 7.5 | 1 |  | 1 | 8.5 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 4.4 | 7.1 | 1 | 8 | 1 | 8 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 4 | 8.8 | 1 | 10 | 1 | 10 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 | \% |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

\left.| PARAMETER | SN74LV125A |  | UNIT |  |
| :--- | :--- | ---: | :---: | :---: |
|  |  | MIN |  | MAX |$\right)$

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | Vcc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ |  | 3.3 V | 15.5 | pF |
|  |  |  |  |  | 5 V | 17.6 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $\mathrm{t}_{\mathrm{PHL}}$ and $\mathrm{t}_{\mathrm{PLH}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

These quadruple bus buffer gates are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LV126A devices feature independent line drivers with 3 -state outputs. Each output is disabled when the associated output-enable (OE) input is low.

SN54LV126A . . . J OR W PACKAGE
SN74LV126A ...D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


## SN54LV126A ... FK PACKAGE

(TOP VIEW)


NC - No internal connection

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
The SN54LV126A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV126A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer) |
| :--- |
| INPUTS  OUTPUT <br> OE A Y <br> H H H <br> H L L <br> L X Z |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 7 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 35 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 70 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package ..... $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..... $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $182^{\circ} \mathrm{C} / \mathrm{W}$
NS package ..... $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..... $170^{\circ} \mathrm{C} / \mathrm{W}$
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range, $T_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV126A |  |  | SN74LV126A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}^{\prime}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  |  | V |
|  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{IOH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 | s |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{I} \mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | O | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | A | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{l} \mathrm{OL}=16 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| loz | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | , |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 5.5 V |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 1.6 |  |  | 1.6 |  | pF |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV126A |  | SN74LV126A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C \mathrm{~L}=15 \mathrm{pF}$ |  | 7.1 | 13 | 1 | 15.5 | 1 | 15.5 | ns |
| ten* | OE | Y |  |  | 7.4 | 13 | 1 | 15.5 | 1 | 15.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Y |  |  | 5.7 | 14.7 | 1 | 17 | 1 | 17 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 9.2 | 16.5 | 1 | 18.5 | 1 | 18.5 | ns |
| ten | OE | Y |  |  | 9.5 | 16.5 | 1 | 18.5 | 1 | 18.5 |  |
| $\mathrm{t}_{\text {dis }}$ | OE | Y |  |  | 8.1 | 18.2 | , 15 | 20.5 | 1 | 20.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 | Q |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV126A |  | SN74LV126A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 5 | 8 | 1 | 9.5 | 1 | 9.5 | ns |
| ten ${ }^{*}$ | OE | Y |  |  | 5.1 | 8 | 1 | 9.5 | 1 | 9.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Y |  |  | 4.4 | 9.7 | 1 | 11.5 | 1 | 11.5 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 6.4 | 11.5 | 1 | 13 | 1 | 13 | ns |
| $\mathrm{t}_{\text {en }}$ | OE | Y |  |  | 6.6 | 11.5 | 1 | 13 | 1 | 13 |  |
| $\mathrm{t}_{\text {dis }}$ | OE | Y |  |  | 6.1 | 13.2 | 1 | 15 | 1 | 15 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 | Q |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV126A |  | SN74LV126A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 3.5 | 5.5 | 1 | 6.5 | 1 | 6.5 | ns |
| ten ${ }^{*}$ | OE | Y |  |  | 3.6 | 5.1 | 1 | 6 | 1 | 6 |  |
| ${ }_{\text {dis }}{ }^{*}$ | OE | Y |  |  | 3.3 | 6.8 | 1 | 8 | 1 | 8 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 4.6 | 7.5 | 1 | 8.5 | 1 | 8.5 | ns |
| ten | OE | Y |  |  | 4.6 | 7.1 | 1 | 8 | 1 | 8 |  |
| $\mathrm{t}_{\text {dis }}$ | OE | Y |  |  | 4.3 | 8.8 | 1 | 10 | 1 | 10 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 | Q |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV126A |  | UNIT |  |  |
| :--- | :--- | ---: | ---: | ---: | :---: |
|  |  | MIN |  | MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.32 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.23 | -0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 3.06 | V |  |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 |  | V |  |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | 0.97 | V |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | Vcc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 14.4 | pF |
|  |  |  |  | 5 V | 15.9 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $\mathrm{t}_{\mathrm{PHL}}$ and $\mathrm{t}_{\mathrm{PLH}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms
－EPIC＇M（Enhanced－Performance Implanted CMOS）Process
－Typical $\mathrm{V}_{\mathrm{OLP}}$（Output Ground Bounce） $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Typical $\mathrm{V}_{\mathrm{OHV}}$（Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot） $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Package Options Include Plastic Small－Outline（D，NS），Shrink Small－Outline （DB），Thin Very Small－Outline（DGV），and Thin Shrink Small－Outline（PW）Packages， Ceramic Flat（W）Packages，Chip Carriers （FK），and DIPs（J）

## description

The＇LV132A devices are quadruple positive－NAND gates designed for $2-\mathrm{V}$ to $5.5-\mathrm{V}$ $\mathrm{V}_{\mathrm{CC}}$ operation．
The＇LV132A devices perform the Boolean function $\mathrm{Y}=\overline{\mathrm{A} \cdot \mathrm{B}}$ or $\mathrm{Y}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$ in positive logic．
Each circuit functions as a NAND gate，but because of the Schmitt action，it has different input threshold levels for positive－and negative－going signals．
These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter－free output signals．
The SN54LV132A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ．The SN74LV132A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．

FUNCTION TABLE
（each gate）

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | B |  |
| H | H | L |
| L | X | H |
| X | L | H |


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

> Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 7 V
> Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. -0.5 V to 7 V

> Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package ......................................... $127^{\circ} \mathrm{C} / \mathrm{W}$
> DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$
> DGV package ...................................... $182^{\circ} \mathrm{C} / \mathrm{W}$
> NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
> PW package ........................................ $170^{\circ} \mathrm{C} / \mathrm{W}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LV132A |  | SN74LV132A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | C $\times 0.3$ |  | $\mathrm{C} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | SN54LV132A |  | SN74LV132A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP MAX |  |
| $\mathrm{V}_{\mathrm{T}+}$ <br> Positive-going input threshold voltage |  | 3 V |  | 2.2 |  | 2.2 | V |
|  |  | 4.5 V |  | 3.15 |  | 3.15 |  |
|  |  | 5.5 V |  | 3.85 |  | 3.85 |  |
| $\mathrm{V}_{\mathrm{T}}$ - <br> Negative-going <br> input threshold voltage |  | 3 V | 0.9 |  | 0.9 |  | V |
|  |  | 4.5 V | 1.35 |  | 1.35 |  |  |
|  |  | 5.5 V | 1.65 |  | 1.65 |  |  |
| $\Delta \mathrm{V}_{\mathrm{T}}$ <br> Hysteresis $\left(\mathrm{V}_{\mathrm{T}_{+}}-\mathrm{V}_{\mathrm{T}_{-}}\right)$ |  | 3 V | 0.3 | 1.2 | 0.3 | 1.2 | V |
|  |  | 4.5 V | 0.4 | 1.4 | 0.4 | 1.4 |  |
|  |  | 5.5 V | 0.5 | 1.6 | 0.5 | 1.6 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}^{\prime}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$. |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}^{\text {OL }}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  | 0.1 | V |
|  | $\mathrm{I} \mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 5$ |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |

switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV132A |  | SN74LV132A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }_{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV132A |  | SN74LV132A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }^{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV132A |  | SN74LV132A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ${ }_{\text {tpd }}$ | A or B | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER |  | SN74LV132A |  |
| :--- | :--- | :---: | :---: |
|  | UNIT |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ |  |  | MIN |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\quad \mathrm{PPHL}$ and $\mathrm{t}_{\mathrm{PLH}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

# SN54LV138A, SN74LV138A <br> 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS 

SCLS395B - APRIL 1998 - REVISED JULY 1998

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV138A devices are 3 -line to 8 -line decoders/demultiplexers designed for 2-V to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

These devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, $\overline{\mathrm{G} 2 \mathrm{~A}}, \overline{\mathrm{G} 2 \mathrm{~B}}$ ) select one of eight output lines. The two active-low ( $\overline{\mathrm{G} 2 \mathrm{~A}}, \overline{\mathrm{G} 2 \mathrm{~B}}$ ) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24 -line decoder can be implemented without external inverters and a 32 -line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54LV138A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV138A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| ENABLE INPUTS |  | SELECT INPUTS |  |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 | $\overline{\text { G2A }}$ | G2B | C | B | A | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |  |  |  |  |  |  |  |  |
| X | H | X | X | X | X | H | H | H | H | H | H | H | H |  |  |  |  |  |  |  |  |
| X | X | H | X | X | X | H | H | H | H | H | H | H | H |  |  |  |  |  |  |  |  |
| L | X | X | X | X | X | H | H | H | H | H | H | H | H |  |  |  |  |  |  |  |  |
| H | L | L | L | L | L | L | H | H | H | H | H | H | H |  |  |  |  |  |  |  |  |
| H | L | L | L | L | H | H | L | H | H | H | H | H | H |  |  |  |  |  |  |  |  |
| H | L | L | L | H | L | H | H | L | H | H | H | H | H |  |  |  |  |  |  |  |  |
| H | L | L | L | H | H | H | H | H | L | H | H | H | H |  |  |  |  |  |  |  |  |
| H | L | L | H | L | L | H | H | H | H | L | H | H | H |  |  |  |  |  |  |  |  |
| H | L | L | H | L | H | H | H | H | H | H | L | H | H |  |  |  |  |  |  |  |  |
| H | L | L | H | H | L | H | H | H | H | H | H | L | H |  |  |  |  |  |  |  |  |

logic symbols (alternatives) ${ }^{\dagger}$

† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) .................................................................. 0.5 V to 7 V




Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ........................................................... $\pm 50 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package .......................................... 113 $\mathrm{C} / \mathrm{W}$
DB package ................................................... $131^{\circ} \mathrm{C} / \mathrm{W}$
DGV package .................................... $180^{\circ} \mathrm{C} / \mathrm{W}$
NS package ........................................ . $111^{\circ} \mathrm{C} / \mathrm{W}$
PW package .............................................. 149 ${ }^{\circ} \mathrm{C} / \mathrm{W}$


[^67]recommended operating conditions (see Note 4)

|  |  |  |  | 38A |  | 138A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | UNIT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 |  | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  |  |
|  | High-lovel input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  | V |
| $V_{\text {IH }}$ | High-levelinut volage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 |  |
| $V_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | C $\times 0.3$ |  | C $\times 0.3$ | V |
| VIL | Low-level iput volage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  |  |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 |  |
| ${ }^{1} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | Q | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 |  | 200 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 |  | 100 | ns/V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 |  | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV138A |  |  | SN74LV138A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\text {CC }}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | 4 |  | 3.8 |  |  |  |
| VOL | $\mathrm{I} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 4 | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{I} \mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | Q | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | $\bigcirc$ | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V | $\bigcirc$ |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | 8 |  | $\pm 1$ | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I} \mathrm{O}=0$ | 5.5 V |  | 20 |  | 20 |  |  | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 2.1 |  |  | 2.1 |  |  | pF |

## SN54LV138A, SN74LV138A <br> 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV138A |  | SN74LV138A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{p d}{ }^{*}$ | A, B, or C | Y | $C_{L}=15 \mathrm{pF}$ |  | 11.7 | 17.6 | 1 | 21 | 1 | 21 | ns |
|  | G1 |  |  |  | 12.3 | 19.2 | 1 |  | 1 | 22 |  |
|  | $\overline{\text { G2A }}$ or $\overline{\text { G2B }}$ |  |  |  | 11.4 | 18.2 | 1 | 21 | 1 | 21 |  |
| ${ }^{\text {tpd }}$ | A, B, or C | Y | $C_{L}=50 \mathrm{pF}$ |  | 14.9 | 21.4 | 1 | 25 | 1 | 25 | ns |
|  | G1 |  |  |  | 15.7 | 22.6 | 1 | 26 | 1 | 26 |  |
|  | G2A or G2B |  |  |  | 14.8 | 22 | 1 | 25 | 1 | 25 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV138A |  | SN74LV138A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{p d}{ }^{*}$ | A, B, or C | Y | $C_{L}=15 \mathrm{pF}$ |  | 8.1 | 11.4 | 1 | 13 | 1 | 13 | ns |
|  | G1 |  |  |  | 8.4 | 12.8 | 1 | -15 | 1 | 15 |  |
|  | $\overline{\text { G2A }}$ or G2B |  |  |  | 7.8 | 11.4 | 1 | 13.5 | 1 | 13.5 |  |
| ${ }^{\text {tpd }}$ | A, B, or C | Y | $C_{L}=50 \mathrm{pF}$ |  | 10.3 | 15.8 | -1 | 18 | 1 | 18 | ns |
|  | G1 |  |  |  | 10.6 | 16.3 | 1 | 18.5 | 1 | 18.5 |  |
|  | G2A or G2B |  |  |  | 10 | 14.9 | 1 | 17 | 1 | 17 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV138A |  | SN74LV138A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A, B, or C | Y | $C_{L}=15 \mathrm{pF}$ |  | 5.6 | 8.1 | 1 | 9.5 | 1 | 9.5 | ns |
|  | G1 |  |  |  | 5.7 | 8.1 | 1 | 9.5 | 1 | 9.5 |  |
|  | $\overline{\text { G2A }}$ or G2B |  |  |  | 5.4 | 8.1 | 1 | 9.5 | 1 | 9.5 |  |
| ${ }^{\text {tpd }}$ | A, B, or C | Y | $C_{L}=50 \mathrm{pF}$ |  | 7 | 10.1 | 1 | 11.5 | 1 | 11.5 | ns |
|  | G1 |  |  |  | 7.1 | 10.1 | 1 | 11.5 | 1 | 11.5 |  |
|  | G2A or G2B |  |  |  | 6.8 | 10.1 | 1 | 11.5 | 1 | 11.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | V CC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 16.8 | pF |
|  |  |  | 5 V | 19.1 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

## SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $V_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV139A devices are dual 2-line to 4-line decoders/demultiplexers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

These devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The 'LV139A devices comprise two individual 2 -line to 4 -line decoders in a single package. The active-low enable $(\overline{\mathrm{G}})$ input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.
The SN54LV139A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV139A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## SCLS396 - APRIL 1998

| FUNCTION TABLE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  |  |  |
| $\bar{G}$ | SELECT |  |  |  |  |  |
|  | B | A | Y0 | Y1 | Y2 | Y3 |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | L | H | H | L | H | H |
| L | H | L | H | H | L | H |
| L | H | H | H | H | H | L |

logic symbols (alternatives) $\dagger$

$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$







Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $113^{\circ} \mathrm{C} / \mathrm{W}$ DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $131^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... 180º $\mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $111^{\circ} \mathrm{C} / \mathrm{W}$
PW package ......................................... 149… $\mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54 | 139A |  | 39A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | UNT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  |  |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  | V |
|  | High-leve inputvotage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0$. |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | C $\times 0.3$ |  | $\mathrm{C} \times 0.3$ | V |
| VL | Low-level iput volage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | $\mathrm{C} \times 0.3$ |  | $\mathrm{C} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  | High-level output curre | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 |  |
| IOH | h-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 |  |
| OL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV139A |  | SN74LV139A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  | $\mathrm{V}_{\mathrm{CC}}-0$. |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |  |
| VOL | $\mathrm{l}^{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{I} \mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{I} \mathrm{OL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |  |

## SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV139A |  | SN74LV139A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{p d}{ }^{*}$ | A or B | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | A or B | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  | ns |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV139A |  | SN74LV139A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{t p d}{ }^{*}$ | A or B | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |
| $t_{\text {tpd }}$ | A or B | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV139A |  | SN74LV139A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | A or B | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV139A |  | UNIT |
| :--- | :---: | :---: | :---: |
|  |  | MIN $\quad$ TYP $\quad$ MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ Low-level dynamic input voltage |  | V |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPHL and tPLH are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## SN54LV157A, SN74LV157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

- EPICTM (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV157A devices are quadruple 2 -line to 1-line data selectors/multiplexers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices contain inverters and drivers to supply full data selection to the four output gates. A separate strobe $(\overline{\mathrm{G}})$ input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The 'LV157A devices present true data.

The SN54LV157A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV157A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54LV157A . . . J OR W PACKAGE
SN74LV157A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)


SN54LV157A . . . FK PACKAGE
(TOP VIEW)


NC - No internal connection

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SCLS397-APRIL 1998
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

# SN54LV157A, SN74LV157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54LV157A, SN74LV157A

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SCLS397 - APRIL 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV157A |  | SN74LV157A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV157A |  | SN74LV157A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{t p d}{ }^{*}$ | A or B | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ | Y |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tpd }}$ | A or B | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ | Y |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
$\mathbf{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV157A |  | SN74LV157A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{t p d}{ }^{*}$ | A or B | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ | Y |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tpd }}$ | A or B | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ | Y |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |

[^68]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV157A |  | SN74LV157A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ | Y |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tpd }}$ | A or B | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | $\overline{\mathrm{A}} / \mathrm{B}$ | Y |  |  |  |  |  |  |  |  |  |
|  | $\overline{\mathrm{G}}$ | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV157A |  | UNIT |
| :--- | :--- | :---: | :---: |
|  |  | MIN $\quad$ TYP $\quad$ MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ Low-level dynamic input voltage |  | V |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SCLS397-APRIL 1998

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $t_{P H L}$ and $t_{P L H}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

## SN54LV161A, SN74LV161A 4-BIT SYNCHRONOUS BINARY COUNTERS

- EPICTM (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV161A devices are 4-bit synchronous binary counters designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that normally are associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15 . As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.
The clear function for the 'LV161A devices is asynchronous. A low level at the clear ( $\overline{\mathrm{CLR}})$ input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load ( $\overline{\text { LOAD }}$ ), or enable inputs.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum ( 9 or 15 with $Q_{A}$ high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

## description (continued)

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text { LOAD }}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54LV161A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV161A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


MヨI^ヨyd IOnOOपd
$\dagger$ For simplicity, routing of complementary signals $\overline{\mathrm{LD}}$ and $\overline{\mathrm{CK}}$ is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic symbol, each D/T flip-flop

logic diagram, each D/T flip-flop (positive logic)

typical clear, preset, count, and inhibit sequence
The following sequence is illustrated below:

1. Clear outputs to zero (asynchronous)
2. Preset to binary 12
3. Count to $13,14,15,0,1$, and 2
4. Inhibit


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)

|  |  |  | SN54LV161A |  | SN74LV161A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| VCC | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | c $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | c $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^69]
## SN54LV161A, SN74LV161A 4-BIT SYNCHRONOUS BINARY COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{Cc}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV161A |  | SN74LV161A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {t }}$ w | Pulse duration | CLK high or low |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { CLR }}$ low |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | $\overline{\text { CLR }}$ |  |  |  |  |  |  | ns |
|  |  | Data (A, B, C, and D) |  |  |  |  |  |  |  |
|  |  | ENP, ENT |  |  |  |  |  |  |  |
|  |  | $\overline{\text { LOAD }}$ low |  |  |  |  |  |  |  |
| th | Hold time, all synchronous inputs after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV161A |  | SN74LV161A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tw }}$ | Pulse duration | CLK high or low |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { CLR }}$ low |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | $\overline{\mathrm{CLR}}$ |  |  |  |  |  |  | ns |
|  |  | Data (A, B, C, and D) |  |  |  |  |  |  |  |
|  |  | ENP, ENT |  |  |  |  |  |  |  |
|  |  | LOAD low |  |  |  |  |  |  |  |
| $t_{\text {h }}$ | Hold time, all synchronous inputs after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV161A |  | SN74LV161A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration | CLK high or low |  |  |  |  |  |  | ns |
|  |  | CLR low |  |  |  |  |  |  |  |
| ${ }^{\text {tsu }}$ | Setup time before CLK $\uparrow$ | $\overline{\text { CLR }}$ |  |  |  |  |  |  | ns |
|  |  | Data (A, B, C, and D) |  |  |  |  |  |  |  |
|  |  | ENP, ENT |  |  |  |  |  |  |  |
|  |  | LOAD low |  |  |  |  |  |  |  |
| th | Hold time, all synchronous inputs after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV161A |  | SN74LV161A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ |  |  |  |  |  |  |  | M |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPLH* | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO (count mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO <br> (preset mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{C L R}$ | Q |  |  |  |  |  |  |  |  |  |
|  |  | RCO |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | $\begin{gathered} \text { RCO } \\ \text { (count mode) } \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | $\begin{gathered} \text { RCO } \\ \text { (preset mode) } \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { CLR }}$ | Q |  |  |  |  |  |  |  |  |  |
|  |  | RCO |  |  |  |  |  |  |  |  |  |

[^70]
## SN54LV161A, SN74LV161A 4-BIT SYNCHRONOUS BINARY COUNTERS

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV161A |  | SN74LV161A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | M |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPLH* | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO(count mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO(preset mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  | ns |
| tPLH* | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{C L R}$ | Q |  |  |  |  |  |  |  |  |  |
|  |  | RCO |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO (count mode) |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO <br> (preset mode) |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\mathrm{CLR}}$ | Q |  |  |  |  |  |  |  |  |  |
|  |  | RCO |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

SCLS404 - APRIL 1998
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV161A |  | SN74LV161A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\dagger}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ |  |  |  |  |  |  |  |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPLH* | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO (count mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | $\begin{gathered} \text { RCO } \\ \text { (preset mode) } \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{C L R}$ | Q |  |  |  |  |  |  |  |  |  |
|  |  | RCO |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | Q | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO (count mode) |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | $\begin{gathered} \text { RCO } \\ \text { (preset mode) } \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{C L R}$ | Q |  |  |  |  |  |  |  |  |  |
|  |  | RCO |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER |  | SN74LV161A |  |
| :--- | :--- | :---: | :---: |
|  | UNIT |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ |  |  | MIN |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PHL}}$ and tPLH are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## SN54LV163A, SN74LV163A 4-BIT SYNCHRONOUS BINARY COUNTERS

- EPICTM (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{Cc}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV163A devices are 4-bit synchronous binary counters designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'LV163A devices are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15 . As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.
The clear function for the 'LV163A devices is synchronous. A low level at the clear ( $\overline{\mathrm{CLR}}$ ) input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to $\overline{\mathrm{CLR}}$ to synchronously clear the counter to 0000 (LLLL).

## SCLS405 - APRIL 1998

## description (continued)

The carry look-ahead circuitry provides for cascading counters for $n$-bit synchronous applications without additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum ( 9 or 15 with $Q_{A}$ high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text { LOAD }}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54LV163A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV163A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


MヨI^ヨyd IOnOOपd
$\dagger$ For simplicity, routing of complementary signals $\overline{\mathrm{LD}}$ and $\overline{\mathrm{CK}}$ is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic symbol, each D/T flip-flop

logic diagram, each D/T flip-flop (positive logic)

typical clear, preset, count, and inhibit sequence
The following sequence is illustrated below:

1. Clear outputs to zero (synchronous)
2. Preset to binary 12
3. Count to $13,14,15,0,1$, and 2
4. Inhibit


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)

|  |  |  | SN54LV163A |  | SN74LV163A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| VCC | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^71]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV163A |  | SN74LV163A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, CLK high or low |  |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | $\overline{\text { CLR }}$ |  |  |  |  |  |  | ns |
|  |  | Data (A, B, C, and D) |  |  |  |  |  |  |  |
|  |  | ENP, ENT |  |  |  |  |  |  |  |
|  |  | LOAD low |  |  |  |  |  |  |  |
| th | Hold time, all synchronous inputs after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV163A |  | SN74LV163A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse duration, CLK high or low |  |  |  |  |  |  |  | ns |
| ${ }^{\text {s }}$ S | Setup time before CLK $\uparrow$ | $\overline{\mathrm{CLR}}$ |  |  |  |  |  |  | ns |
|  |  | Data (A, B, C, and D) |  |  |  |  |  |  |  |
|  |  | ENP, ENT |  |  |  |  |  |  |  |
|  |  | $\overline{\text { LOAD }}$ low |  |  |  |  |  |  |  |
| $\mathrm{th}^{\text {}}$ | Hold time, all synchronous inputs after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV163A |  | SN74LV163A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, CLK high or low |  |  |  |  |  |  |  | ns |
| ${ }^{\text {tsu }}$ | Setup time before CLK $\uparrow$ | $\overline{\text { CLR }}$ |  |  |  |  |  |  | ns |
|  |  | Data (A, B, C, and D) |  |  |  |  |  |  |  |
|  |  | ENP, ENT |  |  |  |  |  |  |  |
|  |  | LOAD low |  |  |  |  |  |  |  |
| th | Hold time, all synchronous inputs after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV163A |  | SN74LV163A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} *$ |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tpLH* | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO (count mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO (preset mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO (count mode) |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO <br> (preset mode) |  |  |  |  |  |  |  |  |  |
| tphL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.


## SN54LV163A, SN74LV163A 4-BIT SYNCHRONOUS BINARY COUNTERS

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV163A |  | SN74LV163A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | MHz |
| tPLH* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL** | CLK | Q |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO |  |  |  |  |  |  |  |  |  |
| tPHL* |  | (count mode) |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO |  |  |  |  |  |  |  |  |  |
| tPHL* |  | (preset mode) |  |  |  |  |  |  |  |  |  |
| tPLH* | ENT |  |  |  |  |  |  |  |  |  |  |
| tPHL* | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | Q |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO |  |  |  |  |  |  |  |  |  |
| tpHL | CLK | (count mode) |  |  |  |  |  |  |  |  | ns |
| tPLH | CLK | RCO | $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPHL | CLK | (preset mode) |  |  |  |  |  |  |  |  |  |
| tPLH | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV163A |  | SN74LV163A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | M |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPLH* | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO (count mode) |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | CLK | RCO <br> (preset mode) |  |  |  |  |  |  |  |  |  |
| tpHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO <br> (count mode) |  |  |  |  |  |  |  |  |  |
| tpHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | CLK | RCO <br> (preset mode) |  |  |  |  |  |  |  |  |  |
| tpHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | ENT | RCO |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |

[^72]SCLS405 - APRIL 1998
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER |  | SN74LV163A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OL(P) }}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{OL}} \mathrm{V}$ ) | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{V})$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  |  |  | V |
| V IL(D) | Low-level dynamic input voltage |  |  |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

# SN54LV164A, SN74LV164A 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS 

SCLS403B - APRIL 1998 - REVISED JUNE 1998

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV164A devices are 8-bit parallel-out serial shift registers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

These devices feature AND-gated serial (A and B) inputs and an asynchronous clear (CLR) input. The gated serial inputs permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

The SN54LV164A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV164A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CLK | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Q}_{\mathbf{A}}$ | $\mathbf{Q}_{\mathbf{B}} \ldots \mathbf{Q}_{\mathbf{H}}$ |  |  |
| L | X | X | X | L | L | L |  |
| H | L | X | X | $\mathrm{Q}_{\mathrm{A} 0}$ | $\mathrm{Q}_{\mathrm{B} 0}$ | $\mathrm{Q}_{\mathrm{H} 0}$ |  |
| H | $\uparrow$ | H | H | H | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Gn}}$ |  |
| H | $\uparrow$ | L | X | L | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Gn}}$ |  |
| H | $\uparrow$ | X | L | L | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Gn}}$ |  |

$Q_{A 0}, Q_{B 0}, Q_{H 0}=$ the level of $Q_{A}, Q_{B}$, or $Q_{H}$, respectively, before the indicated steady-state inputs conditions were established
$Q_{A n}, Q_{G n}=$ the level of $Q_{A}$ or $Q_{G}$ before the most recent
$\uparrow$ transition of the clock: indicates a 1-bit shift
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## SN54LV164A, SN74LV164A 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

## typical clear, shift, and clear sequences


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. -0.5 V to 7 V





Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package .......................................... $127^{\circ} \mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $158^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ...................................... 182²C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $127^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... 170 ${ }^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV164A |  |  | SN74LV164A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | 4 |  | 3.8 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 4 | 0.1 | 0.1 |  |  | V |
|  | $\mathrm{I} \mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | Q | 0.4 |  |  |  |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | U | 0.44 | 0.44 |  |  |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V | 8 | 0.55 |  | 0.55 |  |  |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  | 20 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V | 2.2 |  |  | 2.2 |  |  | pF |

# SN54LV164A, SN74LV164A 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS 

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV164A |  | SN74LV164A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration | CLR low | 6 |  | 6.5 |  | 6.5 |  | ns |
|  |  | CLK high or low | 6.5 |  | 7.5 |  | 7.5 |  |  |
| $t_{\text {su }}$ | Setup time | Data before CLK $\uparrow$ | 6.5 |  | 8.5 |  | 8.5 |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ | 3 |  | 3 |  | 3 |  |  |
| th | Hold time | Data after CLK $\uparrow$ | -0.5 |  | 0 |  | 0 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV164A |  | SN74LV164A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ | 55 | 105 |  | 50 | 人 | 50 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 45 | 85 |  |  |  | 40 |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  | 9.2 | 17.6 | 1 | 20 | 1 | 20 | ns |
| tPHL* | $\overline{\text { CLR }}$ | Q |  |  | 8.6 | 16 | 1 | 18 | 1 | 18 |  |
| $\mathrm{t}_{\mathrm{pd}}$ | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 11.5 | 21.1 | 1 | 24 | 1 | 24 | ns |
| tPHL | $\overline{\mathrm{CLR}}$ | Q |  |  | 10.8 | 19.5 | 1 | 22 | 1 | 22 |  |

[^73]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV164A |  | SN74LV164A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 80 | 155 |  | 65 |  | 65 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 50 | 120 |  |  |  | 45 |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 6.4 | 12.8 | 1 | 15 | 1 | 15 | ns |
| tpHL* | CLR |  |  |  | 6 | 12.8 | 1 | 15 | 1 | 15 |  |
| tpd | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 8.3 | 16.3 | 1 | 18.5 | 1 | 18.5 | ns |
| tpHL | $\overline{\text { CLR }}$ |  |  |  | 7.9 | 16.3 | 1 | 18.5 | 1 | 18.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV164A |  | SN74LV164A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{f}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ | 125 | 220 |  | 105 |  | 105 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 85 | 165 |  |  |  | 75 |  |  |
| $\mathrm{tpd}^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  | 4.5 | 9 | 1 | 10.5 | 1 | 10.5 | ns |
| tPHL* | $\overline{C L R}$ |  |  |  | 4.2 | 8.6 | 1 | 10 | 1 | 10 |  |
| ${ }_{\text {tpd }}$ | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 6 | 11 | 1 | 12.5 | 1 | 12.5 | ns |
| tPHL | $\overline{C L R}$ |  |  |  | 5.8 | 10.6 | 1 | 12.5 | 1 | 12.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV164A |  | UNIT |  |  |
| :--- | :--- | ---: | ---: | ---: | :---: |
|  |  | MIN |  | MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.28 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.22 | -0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 3.09 | V |  |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 | V |  |  |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | 0.99 | V |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 48.1 | pF |
|  |  | 5 V | 47.5 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tPLZ/tPZL | $\mathrm{V}_{\text {cc }}$ |
| ${ }_{\text {tPHZ }} /$ PPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

# SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS 

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $<2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV165A devices are parallel-load, 8 -bit shift registers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

When the device is clocked, data is shifted toward the serial output $\mathrm{Q}_{\mathrm{H}}$. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/LD) input. The 'LV165A devices feature a clock inhibit function and a complemented serial output $\bar{Q}_{H}$.

SN54LV165A . . . J OR W PACKAGE
SN74LV165A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)


SN54LV165A... FK PACKAGE (TOP VIEW)


NC - No internal connection

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while $\mathrm{SH} / \overline{\mathrm{LD}}$ is held high and clock inhibit (CLK INH) is held low. The functions of the CLK and CLK INH inputs are interchangeable. Since a low CLK input and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when $\mathrm{SH} / \overline{\mathrm{LD}}$ is held high. The parallel inputs to the register are enabled while SH/ $\overline{\mathrm{LD}}$ is held low, independently of the levels of CLK, CLK INH, or SER.

The SN54LV165A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV165A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  | OPERATION |
| :---: | :---: | :---: | :---: |
| SH/ $\overline{\text { LD }}$ | CLK | CLK INH |  |
| L | X | X | Parallel load |
| H | H | X | $Q_{0}$ |
| H | X | H | $Q_{0}$ |
| H | L | $\uparrow$ | Shift |
| H | $\uparrow$ | L | Shift |

logic diagram (positive logic)


Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
typical shift, load, and inhibit sequences


# SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)

|  |  |  | SN54LV165A |  | SN74LV165A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| VCC | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{O}} \mathrm{H}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | Q | -12 |  | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | SN54LV165A |  |  | SN74LV165A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 | 4 |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | Q | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | O | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | 0 |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 1.7 |  |  | 1.7 |  | pF |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV165A |  | SN74LV165A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 50 | 80 |  | 45 |  | 45 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 40 | 65 |  | 35 | 4 | 35 |  |  |
| $t_{p d}{ }^{*}$ | CLK | QH or $\bar{Q}_{\mathrm{H}}$ | $C_{L}=15 \mathrm{pF}$ |  | 12.2 | 19.8 | 1 | 42 | 1 | 22 | ns |
|  | SH/LD |  |  |  | 13.1 | 21.5 | 1 | 23.5 | 1 | 23.5 |  |
|  | H |  |  |  | 12.9 | 21.7 | 1 | 24 | 1 | 24 |  |
| ${ }^{\text {tpd }}$ | CLK | $\mathrm{Q}_{\mathrm{H}}$ or $\overline{\mathrm{Q}}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  | 15.3 | 23.3 | 1 | 26 | 1 | 26 | ns |
|  | SH/[̄D |  |  |  | 16.1 | 25.1 | - 1 | 28 | 1 | 28 |  |
|  | H |  |  |  | 15.9 | 25.3 | 1 | 28 | 1 | 28 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV165A |  | SN74LV165A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\prime}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}^{*}$ | 65 | 115 |  | 55 |  | 55 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 60 | 90 |  | 50 | 4 | 50 |  |  |
| $t_{p d}{ }^{*}$ | CLK | $\mathrm{Q}_{\mathrm{H}}$ or $\overline{\mathrm{Q}}_{\mathrm{H}}$ | $C_{L}=15 \mathrm{pF}$ |  | 8.6 | 15.4 | 1 | 4 18 | 1 | 18 | ns |
|  | SH/LD |  |  |  | 9.1 | 15.8 | 1 | 18.5 | 1 | 18.5 |  |
|  | H |  |  |  | 8.9 | 14.1 | 1 | 16.5 | 1 | 16.5 |  |
| ${ }^{\text {tpd }}$ | CLK | $\mathrm{Q}_{\mathrm{H}}$ or $\overline{\mathrm{Q}}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  | 10.9 | 18.9 | 1 | 21.5 | 1 | 21.5 | ns |
|  | SH/[D] |  |  |  | 11.3 | 19.3 | 1 | 22 | 1 | 22 |  |
|  | H |  |  |  | 11.1 | 17.6 | 1 | 20 | 1 | 20 |  |

[^74]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV165A |  | SN74LV165A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 110 | 165 |  | 90 |  | 90 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 95 | 125 |  | 85 | 4 | 85 |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | $\mathrm{Q}_{\mathrm{H}}$ or $\overline{\mathrm{Q}}_{\mathrm{H}}$ | $C_{L}=15 \mathrm{pF}$ |  | 6 | 9.9 | 1 | 41.5 | 1 | 11.5 | ns |
|  | SH/LD |  |  |  | 6 | 9.9 | 1. | 11.5 | 1 | 11.5 |  |
|  | H |  |  |  | 6 | 9 | 1 | 10.5 | 1 | 10.5 |  |
| $t_{\text {tpd }}$ | CLK | $\mathrm{Q}_{\mathrm{H}}$ or $\overline{\mathrm{Q}}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  | 7.7 | 11.9 | 1 | 13.5 | 1 | 13.5 | ns |
|  | SH/LD |  |  |  | 7.7 | 11.9 | $\bigcirc 1$ | 13.5 | 1 | 13.5 |  |
|  | H |  |  |  | 7.6 | 11 | 1 | 12.5 | 1 | 12.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 36.1 | pF |
|  |  |  | 5 V | 37.5 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| $\mathrm{tPLH}^{\text {/tPHL }}$ | Open |
| tpLZ/tPZL | $\mathrm{V}_{\mathrm{CC}}$ |
| tPHZ/tPZH | GND |
| Open Drain | VCC |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV174A devices are hex D-type flip-flops designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices are monolithic positive-edgetriggered flip-flops with a direct clear ( $\overline{\mathrm{CLR}}$ ) input. Information at the data ( D ) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV174A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV174A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| CLR | CLK | D | Q |
| L | X | X | L |
| H | $\uparrow$ | H | H |
| H | $\uparrow$ | L | L |
| H | L | X | $\mathrm{Q}_{0}$ |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA

Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~mA}$
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Package thermal impedance, $\theta_{\text {JA }}$ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 ${ }^{\circ} \mathrm{C} / \mathrm{W}$
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $131^{\circ} \mathrm{C} / \mathrm{W}$
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $180^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $111^{\circ} \mathrm{C} / \mathrm{W}$
PW package . ........................................ . . $149^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV174A |  |  | SN74LV174A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |
| VOL | $\mathrm{l}^{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | Q | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{l} \mathrm{OL}=6 \mathrm{~mA}$ | 3 V |  | c | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  | ) | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V | O |  | $\pm 1$ | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  | 20 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V | 5 |  |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 1.7 |  |  | 1.7 |  |  | pF |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  |  | $=25^{\circ}$ |  | SN54L | 174A | SN74L | 174A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX | NT |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | CLR low | 6 |  |  | 6.5 |  | 6.5 |  | ns |
|  |  | CLK high or low | 7 |  |  | 7 |  | 7 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 8.5 |  |  | 9.5 |  | 9.5 |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ | 4 |  |  | 4 |  | 4 |  |  |
| th | Hold time, data after CLK $\uparrow$ |  | -0.5 |  |  | 0 |  | 0 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV174A |  | SN74LV174A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration | CLR low | 5 |  |  | 5 |  | 5 |  |  |
|  |  | CLK high or low | 5 |  |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 5 |  |  | 6 |  | 6 |  | ns |
|  |  | $\overline{\text { CLR }}$ inactive | 3 |  |  | 3 |  | 3 |  |  |
|  | Hold time, data after CLK $\uparrow$ |  | 0 |  |  | 0 |  | 0 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV174A |  | SN74LV174A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration | CLR low | 5 |  |  | 5 |  | 5 |  |  |
|  |  | CLK high or low | 5 |  |  | 5 | , | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 4.5 |  |  | 4.5 |  | 4.5 |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ | 2.5 |  |  | 2.5 |  | 2.5 |  |  |
| th | Hold time, data after CLK $\uparrow$ |  | 0.5 |  |  | 0.5 |  | 0.5 |  | ns |

switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV174A |  | SN74LV174A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{m a x}$ |  |  | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ * | 55 | 115 |  | 50 |  | 50 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 45 | 90 |  | 40 |  | 40 |  |  |
| $t_{\text {pd }}{ }^{*}$ | $\overline{C L R}$ | Q | $C_{L}=15 \mathrm{pF}$ |  | 6.3 | 17.3 | 1 | 19.5 | 1 | 19.5 | ns |
|  | CLK |  |  |  | 8.4 | 17.1 | Q 1 | 19 | 1 | 19 |  |
| ${ }^{\text {tpd }}$ | $\overline{C L R}$ | Q | $C_{L}=50 \mathrm{pF}$ |  | 8.2 | 21.9 | 1 | 23.5 | 1 | 23.5 | ns |
|  | CLK |  |  |  | 10.8 | 20.6 | 1 | 23 | 1 | 23 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 |  |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV174A |  | SN74LV174A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {fmax }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ | 95 | 170 |  | 80 |  | 80 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 55 | 130 |  | 50 |  | 50 |  |  |
|  | $\overline{\text { CLR }}$ | Q | $C_{L}=15 \mathrm{pF}$ |  | 4.5 | 11.4 | 1 | 13.5 | 1 | 13.5 | ns |
| ${ }^{\text {tpd }}$ | CLK |  |  |  | 5.8 | 11 | Q 1 | 13 | 1 | 13 |  |
| ${ }^{\text {tpd }}$ | $\overline{C L R}$ | Q | $C_{L}=50 \mathrm{pF}$ |  | 6 | 14.9 | 1 | 17 | 1 | 17 | ns |
|  | CLK |  |  |  | 7.5 | 14.5 | 1 | 16.5 | 1 | 16.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 |  |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV174A |  | SN74LV174A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 130 | 240 |  | 110 |  | 110 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 90 | 180 |  | 80 |  | 80 |  |  |
| ${ }_{\text {tpd }}{ }^{*}$ | CLR | Q | $C_{L}=15 \mathrm{pF}$ |  | 3 | 7.6 |  | \% | 1 | 9 | ns |
|  | CLK |  |  |  | 4.1 | 7.2 | 1 | 8.5 | 1 | 8.5 |  |
| ${ }^{\text {tpd }}$ | $\overline{\text { CLR }}$ | Q | $C_{L}=50 \mathrm{pF}$ |  | 4.2 | 9.6 | 1 | 11 | 1 | 11 | ns |
|  | CLK |  |  |  | 5.5 | 9.2 | 1 | 10.5 | 1 | 10.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 |  |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV174A |  | UNIT |  |  |
| :--- | :--- | ---: | ---: | ---: | :---: |
|  |  | MIN |  | MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.34 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.3 | -0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 3.02 | V |  |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 |  |  |  |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |  |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 14 | pF |
|  |  |  | 5 V | 15.1 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms
－EPIC ${ }^{\text {TM }}$（Enhanced－Performance Implanted CMOS）Process
－Typical $\mathrm{V}_{\text {OLP }}$（Output Ground Bounce） $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Typical $\mathrm{V}_{\mathrm{OHV}}$（Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot） $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Contain Four Flip－Flops With Double－Rail Outputs
－Applications Include：
－Buffer／Storage Registers
－Shift Registers
－Pattern Generators
－Package Options Include Plastic Small－Outline（D，NS），Shrink Small－Outline （DB），Thin Very Small－Outline（DGV），and Thin Shrink Small－Outline（PW）Packages， Ceramic Flat（W）Packages，Chip Carriers （FK），and DIPs（J）

## description

The＇LV175A devices are quadruple D－type flip－flops designed for 2－V to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation．

These devices have a direct clear（ $\overline{\mathrm{CLR} \text { ）input and }}$ feature complementary outputs from each flip－flop．
Information at the data（D）inputs meeting the setup time requirements is transferred to the outputs on the positive－going edge of the clock （CLK）pulse．
Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive－going edge of CLK．When CLK is at either the high or low level，the D input has no effect at the output．

The SN54LV175A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ． The SN74LV175A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．

FUNCTION TABLE
（each flip－flop）

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| CLR | CLK | D | Q | $\overline{\mathbf{Q}}$ |
| L | X | X | L | H |
| H | $\uparrow$ | H | H | L |
| H | $\uparrow$ | L | L | H |
| H | L | X | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}}_{0}$ |

## SN54LV175A, SN74LV175A

QUADRUPLE D-TYPE FLIP-FLOPS
WITH CLEAR
SCLS400A - APRIL 1998 - REVISED JUNE 1998
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


To Three Other Channels
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

# SN54LV175A, SN74LV175A QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 4)

|  |  |  | SN54LV175A |  | SN74LV175A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| VCC | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | $\mathrm{C} \times 0.3$ |  | CC $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | $\mathrm{C} \times 0.3$ |  | Cc $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{O}} \mathrm{H}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV175A |  | SN74LV175A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{I} \mathrm{OL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{OL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |  |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV175A |  | SN74LV175A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse duration | CLR low |  |  |  |  |  |  | ns |
| tw |  | CLK high or low |  |  |  |  |  |  |  |
| $t_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ |  |  |  |  |  |  |  |
| th | Hold time, data after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV175A |  | SN74LV175A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {w }}$ w | Pulse duration | CLR low |  |  |  |  |  |  | ns |
|  |  | CLK high or low |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ |  |  |  |  |  |  |  |
| th | Hold time, data after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV175A |  | SN74LV175A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse duration | CLR low |  |  |  |  |  |  | ns |
| tw |  | CLK high or low |  |  |  |  |  |  |  |
| $t_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ |  |  |  |  |  |  |  |
| $\mathrm{th}^{\text {}}$ | Hold time, data after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOADCAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV175A |  | SN74LV175A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}{ }^{*}$ | $\overline{\text { CLR }}$ | Any | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | CLK | Any |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tpd }}$ | $\overline{\text { CLR }}$ | Any | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | CLK | Any |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV175A |  | SN74LV175A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}{ }^{*}$ | $\overline{\text { CLR }}$ | Any | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | CLK | Any |  |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | CLR | Any | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | CLK | Any |  |  |  |  |  |  |  |  |  |

[^75]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV175A |  | SN74LV175A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} *$ |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| ${ }_{t p d}{ }^{*}$ | $\overline{\text { CLR }}$ | Any | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | CLK | Any |  |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | $\overline{C L R}$ | Any | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
|  | CLK | Any |  |  |  |  |  |  |  |  |  |

[^76]noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV175A |  | UNIT |
| :--- | :--- | :---: | :---: |
|  |  | MIN |  |$)$

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}} \quad$ Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ |  | pF |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | VCC |
| tPHZ/tPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms
General Information ..... 1
LVC Gates and MSI ..... 2
LVC Octals ..... 3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI ..... 6
LV Octals ..... 7
Application Reports8
Mechanical Data9

## Contents

Page
SN54LV240A SN74LV240A Octal Buffers/Drivers With 3-State Outputs ..... 7-3
SN54LV244A SN74LV244A Octal Buffers/Drivers With 3-State Outputs ..... 7-9
SN54LV245A SN74LV245A Octal Bus Transceivers With 3-State Outputs ..... 7-15
SN54LV273A SN74LV273A Octal D-Type Flip-Flops With Clear ..... 7-23
SN54LV367A SN74LV367A Hex Buffers and Line Drivers With 3-State Outputs ..... 7-31
SN54LV368A SN74LV368A Hex Buffers and Line Drivers With 3-State Outputs ..... 7-39
SN54LV373A SN74LV373A Octal Transparent D-Type Latches With 3-State Outputs ..... 7-47
SN54LV374A SN74LV374A Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs ..... 7-55
SN54LV540A SN74LV540A Octal Buffers/Drivers With 3-State Outputs ..... 7-63
SN54LV541A SN74LV541A Octal Buffers/Drivers With 3-State Outputs ..... 7-69
SN54LV573A SN74LV573A Octal Transparent D-Type Latches With 3-State Outputs ..... 7-75
SN54LV574A SN74LV574A Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs ..... 7-83
SN54LV594A SN74LV594A 8-Bit Shift Registers With Output Registers ..... 7-89
SN54LV595A SN74LV595A 8-Bit Shift Registers With 3-State Output Registers ..... 7-99

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

These octal buffers/drivers are designed for 2-V to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LV240A devices are designed specifically to improve both the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
These devices are organized as two 4-bit buffers/line drivers with separate output-enable $(\overline{\mathrm{OE}})$ inputs. When $\overline{\mathrm{OE}}$ is low, the device passes data from the $A$ inputs to the $Y$ outputs. When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV240A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV240A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each buffer)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | $\mathbf{A}$ | $\mathbf{Y}$ |
| L | $H$ | L |
| L | L | H |
| $H$ | $X$ | $Z$ |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. -0.5 V to 7 V
Output voltage range applied in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) $\ldots . .-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range applied in high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ....... - 0.5 V to 7 V




Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $115^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... 146²${ }^{\circ} \mathrm{C} / \mathrm{W}$
DW package ........................................ $97^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
PW package ........................................ 128² $\mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)



NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LV240A, SN74LV240A
OCTAL BUFFERS/DRIVERS

## WITH 3-STATE OUTPUTS

SCLS384C - SEPTEMBER 1997 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV240A |  |  | SN74LV240A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{IOH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V | 0.1 |  |  | 0.1 |  |  | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V | 0.4 |  |  | 0.4 |  |  |  |
|  | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ | 3 V |  | \% | 0.44 | 0.44 |  |  |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  | A | 0.55 | 0.55 |  |  |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | Q |  | $\pm 1$ | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V | \% |  | $\pm 5$ | $\pm 5$ |  |  | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V | 20 |  |  | 20 |  |  | $\mu \mathrm{A}$ |
| Ioff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V | 20 |  |  | 20 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 2.3 |  |  | 2.3 |  |  | pF |
|  |  | 5 V | 2.3 |  |  | 2.3 |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV240A |  | SN74LV240A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 6.3 | 11.6 | 1 | 14 | 1 | 14 | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  | 8.5 | 14.6 | 1 | -17 | 1 | 17 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 9.7 | 14.1 | 1 | 46 | 1 | 16 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 8.2 | 14.4 | 1 | 17 | 1 | 17 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  | 10.3 | 17.8 | 1 | 21 | 1 | 21 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 14.2 | 19.2 | $\bigcirc 1$ | 21 | 1 | 21 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 | - |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
† Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV240A |  | SN74LV240A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tpd* | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 4.6 | 7.5 | 1 | 9 | 1 | 9 | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  | 6.2 | 10.6 | 1 | 12.5 | 1 | 12.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 8.3 | 12.5 | 1 | 13.5 | 1 | 13.5 |  |
| tpd | A | Y | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.9 | 11 | 1 | 12.5 | 1 | 12.5 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  | 7.5 | 14.1 | 1 | 16 | 1 | 16 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 11.8 | 15 | 1 | 17 | 1 | 17 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 | - |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV240A |  | SN74LV240A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 3.4 | 5.5 | 1 | 6.5 | 1 | 6.5 | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  | 4.6 | 7.3 | 1 | 8.5 | 1 | 8.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{\text {* }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 7.4 | 12.2 | 1 | 13.5 | 1 | 13.5 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 4.4 | 7.5 | 1 | 8.5 | 1 | 8.5 |  |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  | 5.6 | 9.3 | 1 | 10.5 | 1 | 10.5 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 9.7 | 14.2 | 1 | 15.5 | 1 | 15.5 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 |  |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
† Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV240A |  | UNIT |
| :--- | :--- | ---: | :---: |
|  |  | MIN |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 14 | pF |
|  |  |  | 5 V | 16 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

These octal buffers/line drivers are designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The 'LV244A devices are designed specifically to improve both the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
These devices are organized as two 4-bit line drivers with separate output-enable ( $\overline{\mathrm{OE}}$ ) inputs. When $\overline{O E}$ is low, the device passes data from the A inputs to the $Y$ outputs. When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance state.

SN54LV244A . . J OR W PACKAGE
SN74LV244A . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)

|  | $1{ }^{1} 20$ |  |  |
| :---: | :---: | :---: | :---: |
| 10E |  |  | $\mathrm{V}_{\mathrm{CC}}$ |
| 1A1 | 2 | 19 | 2OE |
| 2Y4 | 3 | 18 | 1 Y 1 |
| 1A2 | 4 | 17 | 2A4 |
| 2 Y 3 | 5 | 16 | 1Y2 |
| 1A3 | 6 | 15 | 2A3 |
| 2 Y 2 | 7 | 14 | 1 Y 3 |
| 1A4 | 8 | 13 | 2 A 2 |
| 2Y1 | 9 | 1 | 1Y4 |
| GND | 10 | 1 | 2A1 |

SN54LV244A ... FK PACKAGE (TOP VIEW)


To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54LV244A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV244A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer) |
| :---: |
| INPUTS  OUTPUT <br> OE A Y <br> L H H <br> L L L <br> H X Z |

## logic symbol $\dagger$


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$


Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) .......................................................... -0.5 V to 7 V
Output voltage range applied in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) $\ldots . . .-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range applied in high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) $\ldots . . . \mathrm{V}^{2} \mathrm{C} .5 \mathrm{~V}$ to 7 V




Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $115^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..................................... 146² $\mathrm{C} / \mathrm{W}$
DW package . ........................................ $97^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... 128 ${ }^{\circ} \mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)



NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LV244A, SN74LV244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS383B - SEPTEMBER 1997 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV244A |  |  | SN74LV244A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |
| VOL | $\mathrm{I}^{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V | \& 0.1 |  |  | 0.1 |  |  | V |
|  | $\mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V | 4 0.4 |  |  | 0.4 |  |  |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  |  | 0.44 | 0.44 |  |  |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 | 0.55 |  |  |  |
| I | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| l OZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V | Q | $\pm 5$ |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  |  | 20 | $\mu \mathrm{A}$ |
| loff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V | 20 |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 2.3 |  |  | 2.3 |  |  | pF |
|  |  | 5 V | 2.3 |  |  | 2.3 |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV244A |  | SN74LV244A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 7.5 | 12.5 | 1 | 15 | 1 | 15 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 8.9 | 14.6 | 1 | 17 | 1 | 17 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 9.1 | 14.1 | 1 | < 16 | 1 | 16 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 9.5 | 15.3 | 1 | 18 | 1 | 18 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 10.8 | 17.8 | 1 | 21 | 1 | 21 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 13.4 | 19.2 | 1 | 21 | 1 | 21 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 | < |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV244A |  | SN74LV244A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{tpd}^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 5.4 | 8.4 | 1 | 10 | 1 | 10 | ns |
| ten ${ }^{*}$ | OE | Y |  |  | 6.3 | 10.6 | 1 | 12.5 | 1 | 12.5 |  |
| $\mathrm{t}_{\text {dis }{ }^{*}}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 7.6 | 11 | 1 | - 13 | 1 | 13 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 6.8 | 11.9 | 1 | 13.5 | 1 | 13.5 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 7.8 | 14.1 | 1 | 16 | 1 | 16 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 11 | 16 | 1 | 18 | 1 | 18 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 | Q |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV244A |  | SN74LV244A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{tpd}^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 3.9 | 5.5 | 1 | 6.5 | 1 | 6.5 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 4.5 | 7.3 | 1 | 8.5 | 1 | 8.5 |  |
| $\mathrm{t}_{\text {dis* }}{ }^{\text {a }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 6.5 | 12.2 | 1 | 13.5 | 1 | 13.5 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 4.9 | 7.5 | 1 | 8.5 | 1 | 8.5 |  |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  | 5.6 | 9.3 | 1 | 10.5 | 1 | 10.5 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 8.8 | 14.2 | 1 | 15.5 | 1 | 15.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 | Q |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER |  | SN74LV244A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OL(P) }}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | 0.55 |  | V |
| V OL(V) | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | -0.5 |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | 2.9 |  | V |
| $\mathrm{V}_{\mathrm{IH}}(\mathrm{D})$ | High-level dynamic input voltage | 2.31 |  |  | V |
| $\left.\mathrm{V}_{\text {IL ( }} \mathrm{D}\right)$ | Low-level dynamic input voltage |  |  | 0.99 | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 14 | pF |
|  |  |  | 5 V | 16 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC'M (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

These octal bus transceivers are designed for 2-V to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 'LV245A devices are designed for asynchronous communication between data buses. The device transmits data from the A bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{C}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54LV245A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV245A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR |  |
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolation |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 

$$
\begin{aligned}
& \text { Input voltage range, } \mathrm{V}_{1} \text { : Except I/O ports (see Note 1) ........................................ } 0.5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { I/O ports (see Notes } 1 \text { and 2) } \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .0 .5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \\
& \text { Output voltage range applied in the high or low state, } \mathrm{V}_{\mathrm{O}} \text { (see Notes } 1 \text { and 2) } \ldots . .-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \\
& \text { Output voltage range applied in high-impedance or power-off state, } \mathrm{V}_{\mathrm{O}} \text { (see Note 1) } \ldots . . .-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 115^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { DGV package ..................................... 146²}{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { DW package ........................................ } 97^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 100^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { PW package .............................................. } 128^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | SN54LV245A | SN74LV245A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 25.5 | 25.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 | 1.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0.5 | 0.5 |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | $0 \quad 5.5$ | $0 \quad 5.5$ | V |
|  | Output volta | High or low state | $0 \quad$ VCC | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
|  | tage | 3-state | 0 < 5.5 | $0 \quad 5.5$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | ) -50 | -50 | $\mu \mathrm{A}$ |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\bigcirc \quad-2$ | -2 |  |
| Ior |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | Q -8 | -8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | -16 | -16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 50 | 50 | $\mu \mathrm{A}$ |
|  | el | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V | 2 | 2 |  |
| O | el | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 8 | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 16 | 16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $0 \quad 200$ | $0 \quad 200$ |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $0 \quad 100$ | $0 \quad 100$ | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $0 \quad 20$ | $0 \quad 20$ |  |
| TA | Operating free-air temperature |  | -55 125 | -40 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | $V_{C C}$ | SN54LV245A |  |  | SN74LV245A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ |  |  | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  |  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |  |
|  |  | $\mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |  |
| VOL |  | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  |  |  |  | 0.1 | V |  |
|  |  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  |  | 0.4 |  |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | 4 | 0.44 |  |  | 0.44 |  |  |
|  |  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  | < | 0.55 |  |  | 0.55 |  |  |
| 1 |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
| IOZ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | C |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V | Q |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |  |
| $\mathrm{l}_{\text {off }}$ |  | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 2.4 |  |  |  | 2.4 |  | pF |  |
|  |  |  | 5 V |  | 2.4 |  |  | 2.4 |  |  |  |
| $\mathrm{Cio}_{0}$ | A or B port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 5.4 |  |  | 5.4 |  | pF |  |
|  |  |  | 5 V |  | 5.4 |  |  | 5.4 |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{gathered} \text { FROM } \\ \text { (INPUT) } \end{gathered}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV245A |  | SN74LV245A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | B or A | $C_{L}=15 \mathrm{pF}$ |  | 8.3 | 13 | 1 | 15 | 1 | 15 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 11.8 | 19.9 | 1 | 22 | 1 | 22 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 11.8 | 18.1 | 1 | 20 | 1 | 20 |  |
| tpd | A or B | B or A | $C_{L}=50 \mathrm{pF}$ |  | 11.2 | 15.9 | 1 | 18 | 1 | 18 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 14.1 | 22.7 | 1 | 26 | 1 | 26 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 17.6 | 23.1 | -1 | 25 | 1 | 25 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 |  |  |  | 2 |  |

[^77]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV245A |  | SN74LV245A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A or B | B or A | $C_{L}=15 \mathrm{pF}$ |  | 5.9 | 8.4 | 1 | 10 | 1 | 10 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 8.2 | 13.2 | 1 | 15.5 | 1 | 15.5 |  |
| $\mathrm{t}_{\text {dis }{ }^{*}}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 9.6 | 16.5 | 1 | 19.5 | 1 | 19.5 |  |
| tpd | A or B | B or A | $C_{L}=50 \mathrm{pF}$ |  | 7.9 | 11.9 | 1 | 13.5 | 1 | 13.5 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 9.9 | 16.7 | 1 | 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 13.9 | 19.8 | 1 | 22 | 1 | 22 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 |  |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
† Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV245A |  | SN74LV245A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{tpd}^{*}$ | A or B | B or A | $C_{L}=15 \mathrm{pF}$ |  | 4.3 | 5.5 | 1 | 6.5 | 1 | 6.5 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | $A$ or B |  |  | 5.7 | 8.5 | 1 | 10.6 | 1 | 10 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 7.8 | 12.8 | 1 | 14.7 | 1 | 14.2 |  |
| tpd | A or B | $B$ or $A$ | $C_{L}=50 \mathrm{pF}$ |  | 5.6 | 7.5 | 1 | 8.5 | 1 | 8.5 | ns |
| ten | $\overline{\mathrm{OE}}$ | A or B |  |  | 7 | 10.6 | 1 | 12 | 1 | 12 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B |  |  | 10.9 | 14.7 | - 1 | 16 | 1 | 16 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 |  |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV245A |  | UNIT |  |  |
| :--- | ---: | ---: | :---: | :---: | :---: |
|  |  | MIN |  |  |  |
| MAX |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.45 | V |  |  |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.45 | V |  |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 2.94 | V |  |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 | V |  |  |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | 0.99 |  |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 20 | pF |
|  |  |  |  | 5 V | 25 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| ${ }^{\text {tPLH }} /{ }^{\text {/ }}$ PHL | Open |
| tPLZ/tPZL | $\mathrm{V}_{\text {cc }}$ |
| ${ }_{\text {tPHZ }} /{ }^{\text {P }}$ PZH | GND |
| Open Drain | $V_{\text {cc }}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV273A devices are octal D-type flip-flops designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices are positive-edge-triggered flip-flops with direct clear ( $\overline{\mathrm{CLR}}$ ) input. Information at the data ( D ) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.
The SN54LV273A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV273A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each flip-flop)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| CLR | CLK | D | Q |
| L | X | X | L |
| $H$ | $\uparrow$ | $H$ | $H$ |
| $H$ | $\uparrow$ | L | L |
| H | L | $X$ | $Q_{0}$ |

SN54LV273A... FK PACKAGE (TOP VIEW)

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to 7 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{l}}<0\right)$ | -20 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 25 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\text {CC }}$ or GND | $\pm 50 \mathrm{~mA}$ |
| Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package | $115^{\circ} \mathrm{C} / \mathrm{W}$ |
| DGV package | $146^{\circ} \mathrm{C} / \mathrm{W}$ |
| DW package | $97^{\circ} \mathrm{C} / \mathrm{W}$ |
| NS package . | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| PW package | $128^{\circ} \mathrm{C} / \mathrm{W}$ |

Storage temperature range, $T_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LV273A |  | SN74LV273A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| VCC | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{O}} \mathrm{H}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV273A |  | SN74LV273A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.1}$ |  | $\mathrm{V}_{\mathrm{CC}}-0$. |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{I} \mathrm{OL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{OL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |  |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV273A |  | SN74LV273A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{w}$ | Pulse duration | CLR low |  |  |  |  |  |  | ns |
|  |  | CLK high or low |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | Data |  |  |  |  |  |  | ns |
|  |  | $\overline{\mathrm{CLR}}$ inactive |  |  |  |  |  |  |  |
| th | Hold time, data after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV273A |  | SN74LV273A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {w }}$ w | Pulse duration | CLR low |  |  |  |  |  |  | ns |
|  |  | CLK high or low |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | Data |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ |  |  |  |  |  |  |  |
|  | Hold time, data after CLK $\uparrow$ |  |  |  |  |  |  |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV273A |  | SN74LV273A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  | Pulse duration | CLR low |  |  |  |  |  |  | ns |
| tw |  | CLK high or low |  |  |  |  |  |  |  |
|  | Setup time, data before CLK $\uparrow$ | Data |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ |  |  |  |  |  |  |  |
| th | Hold time, data after CLK¢ |  |  |  |  |  |  |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV273A |  | SN74LV273A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| $\mathrm{tpd}^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* | $\overline{\text { CLR }}$ | Q |  |  |  |  |  |  |  |  |  |
| $\mathrm{tpd}^{\text {d }}$ | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tpHL | $\overline{C L R}$ | Q |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV273A |  | SN74LV273A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tpHL* | $\overline{C L R}$ | Q |  |  |  |  |  |  |  |  |  |
| tpd | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL | $\overline{C L R}$ | Q |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV273A |  | SN74LV273A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* | $\overline{\text { CLR }}$ | Q |  |  |  |  |  |  |  |  |  |
| tpd | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL | CLR | Q |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER |  | SN74LV273A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{V})$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | V |
| $\mathrm{V}_{\mathrm{IH}}(\mathrm{D})$ | High-level dynamic input voltage |  |  |  | V |
| $\mathrm{V}_{\text {IL }}(\mathrm{D})$ | Low-level dynamic input voltage |  |  |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms
－EPIC ${ }^{\text {TM }}$（Enhanced－Performance Implanted CMOS）Process
－Typical $\mathrm{V}_{\text {OLP }}$（Output Ground Bounce） $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Typical $\mathrm{V}_{\mathrm{OHV}}$（Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot） $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－True Outputs
－Package Options Include Plastic Small－Outline（D，NS），Shrink Small－Outline （DB），Thin Very Small－Outline（DGV），and Thin Shrink Small－Outline（PW）Packages， Ceramic Flat（W）Packages，Chip Carriers （FK），and DIPs（J）

## description

The＇LV367A devices are hex buffers and line drivers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation． These devices are designed specifically to improve both the performance and density of 3 －state memory address drivers，clock drivers， and bus－oriented receivers and transmitters．

The＇LV367A devices are organized as dual 4－line and 2 －line buffers／drivers with active－low output－ enable（ $1 \overline{\mathrm{OE}}$ and $2 \overline{\mathrm{OE}}$ ）inputs．When $\overline{\mathrm{OE}}$ is low， the device passes noninverted data from the A inputs to the Y outputs．When $\overline{\mathrm{OE}}$ is high，the outputs are in the high－impedance state．

SN54LV367A．．．J OR W PACKAGE
SN74LV367A ．．．D，DB，DGV，NS，OR PW PACKAGE
（TOP VIEW）


SN54LV367A．．．FK PACKAGE
（TOP VIEW）


NC－No internal connection

To ensure the high－impedance state during power up or power down，$\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．

The SN54LV367A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ． The SN74LV367A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．

| FUNCTION TABLE <br> （each buffer／driver） |
| :---: |
| INPUTS  OUTPUT <br> OE A Y <br> H X Z <br> L H H <br> L L L |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

# SN54LV367A, SN74LV367A <br> HEX BUFFERS AND LINE DRIVERS <br> WITH 3-STATE OUTPUTS <br> SCLS398A - APRIL 1998 - REVISED JULY 1998 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 7 V
Output voltage range applied in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) $\ldots . .-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range applied in high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) $\ldots . . . .-0.5 \mathrm{~V}$ to 7 V
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 35 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 70 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 3): D package ..... $113^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..... $131^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $180^{\circ} \mathrm{C} / \mathrm{W}$
NS package ..... $149^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## HEX BUFFERS AND LINE DRIVERS

WITH 3-STATE OUTPUTS
SCLS398A - APRIL 1998 - REVISED JULY 1998
recommended operating conditions (see Note 4)

|  |  |  | SN54 | 367A |  | 367A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  |  |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0$. |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | $\mathrm{C} \times 0.3$ |  | $\mathrm{Cc} \times 0.3$ | V |
|  | Low-level iput volage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | C $\times 0.3$ |  | CC $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | CC $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $v^{\prime}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\text {CC }}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Outputvorage | 3-state | 0 | 5.5 | 0 | 5.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
| l | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 |  |
| Ion | High-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -8 |  | -8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -16 |  | -16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 |  |
| OL | Low-level output curent | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 8 |  | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 16 |  | 16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV367A |  | SN74LV367A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |
|  | $\mathrm{IOH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |
| VOL | $\mathrm{I}^{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | 0.44 |  | 0.44 |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 5$ |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV367A |  | SN74LV367A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV367A |  | SN74LV367A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten* | OE | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }{ }^{*}}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |

[^78]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV367A |  | SN74LV367A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{tpd}^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}{ }^{\text {* }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV367A |  | UNIT |
| :--- | :--- | :---: | :---: |
|  |  | MIN $\quad$ TYP $\quad$ MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\text {CC }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  | Outputs disabled |  |  |  |  |
|  |  | Outputs enabled |  |  |  |  |
|  |  | Outputs disabled |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Inverting Outputs
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV368A devices are hex buffers and line drivers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation. These devices are designed specifically to improve both the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'LV368A devices are organized as dual 4 -line and 2 -line buffers/drivers with active-low outputenable ( $1 \overline{\mathrm{OE}}$ and $2 \overline{\mathrm{OE}}$ ) inputs. When $\overline{\mathrm{OE}}$ is low, the device passes inverted data from the A inputs to the Y outputs. When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN54LV368A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV368A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each buffer/driver) |
| :---: |
| INPUTS  OUTPUT <br> $\mathbf{O E}$ A Y <br> H X Z <br> L H H <br> L L L |

logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 7 V
Output voltage range applied in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) $\ldots . .-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range applied in high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) $\ldots . .$.
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 35 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 70 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 3): D package ..... $113^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $180^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..... $111^{\circ} \mathrm{C} / \mathrm{W}$
NS package ..... $149^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV368A |  | SN74LV368A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |
|  | $\mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |
| VOL | $\mathrm{I}^{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | 0.44 |  | 0.44 |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 5$ |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 5.5 V |  | 20 |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV368A |  | SN74LV368A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{tpd}^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | OE | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO(OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV368A |  | SN74LV368A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Y |  |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten | OE | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |

[^79]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV368A |  | SN74LV368A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV368A |  | UNIT |
| :--- | :--- | :---: | :---: |
|  |  | MIN $\quad$ TYP $\quad$ MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\text {CC }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  | Outputs disabled |  |  |  |  |
|  |  | Outputs enabled |  |  |  |  |
|  |  | Outputs disabled |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV373A devices are octal transparent D-type latches designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the $D$ inputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54LV373A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV373A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each latch)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| OE | LE | D | Q |
| L | $H$ | $H$ | $H$ |
| L | $H$ | L | L |
| L | L | X | $Q_{0}$ |
| $H$ | $X$ | $X$ | Z |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 








```
Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND .......................................................... \(\pm 70 \mathrm{~mA}\)
Package thermal impedance, \(\theta_{\mathrm{JA}}\) (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(115^{\circ} \mathrm{C} / \mathrm{W}\)
DGV package ..................................... \(146^{\circ} \mathrm{C} / \mathrm{W}\)
DW package ........................................ \(97^{\circ} \mathrm{C} / \mathrm{W}\)
NS package ........................................... \(100^{\circ} \mathrm{C} / \mathrm{W}\)
PW package ...................................... \(128^{\circ} \mathrm{C} / \mathrm{W}\)
```



```
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
```

recommended operating conditions (see Note 4)

|  |  |  | SN54LV373A | SN74LV373A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 25.5 | 25.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 | 1.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0.5 | 0.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 5.5 | $0 \quad 5.5$ | V |
|  | Output voltage | High or low state | 0 VCC | $0 \quad \mathrm{~V}$ CC | V |
| $v_{0}$ | Output voltage | 3-state | 0 - 5.5 | $0 \quad 5.5$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | -50 | -50 | $\mu \mathrm{A}$ |
| Ion | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\bigcirc \quad-2$ | -2 |  |
| Ior |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | Q -8 | -8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | -16 | -16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 50 | 50 | $\mu \mathrm{A}$ |
|  | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 2 | 2 |  |
| IO | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 8 | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 16 | 16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $0 \quad 200$ | $0 \quad 200$ |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $0 \quad 100$ | $0 \quad 100$ | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $0 \quad 20$ | $0 \quad 20$ |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 125 | -40 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV373A |  | SN74LV373A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | ${ }^{\mathrm{I}} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0$. |  | $\mathrm{V}_{\mathrm{CC}}-0$. |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{I} \mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 | \$ | 3.8 |  |  |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V | - | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| Ioff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 2.9 |  | 2.9 |  | pF |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathbf{A}}=$ |  | SN54L | 373A | SN74L | 373A | JNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, LE high |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LE $\downarrow$ | High or low | 4 |  | 4 |  | 4 |  | ns |
| th | Hold time, data after LE $\downarrow$ | High or low | 1 |  | 1 |  | 1 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV373A |  | SN74LV373A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | D | Q | $C_{L}=15 \mathrm{pF}$ |  | 8.3 | 15.2 | 1 | 17 | 1 | 17 | ns |
|  | LE | Q |  |  | 9.1 | 15.7 | 1 | 19 | 1 | 19 |  |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 8.9 | 15.8 | 1 | 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Q |  |  | 6.2 | 12.6 | 1 | 15 | 1 | 15 |  |
| ${ }^{\text {tpd }}$ | D | Q | $C_{L}=50 \mathrm{pF}$ |  | 10.4 | 18 | 1 | 21 | 1 | 21 | ns |
|  | LE | Q |  |  | 11.1 | 18.6 | 1 | 22 | 1 | 22 |  |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  | 10.9 | 18.8 | 1 | 22 | 1 | 22 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 8.3 | 17.4 | 1 | 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 |  |  |  | 2 |  |

[^80]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{gathered} \text { FROM } \\ \text { (INPUT) } \end{gathered}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV373A |  | SN74LV373A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | D | Q | $C_{L}=15 \mathrm{pF}$ |  | 5.8 | 11.4 | 1 | 13.5 | 1 | 13.5 | ns |
|  | LE | Q |  |  | 6.4 | 11 | 1 | 13 | 1 | 13 |  |
| ten* | $\overline{\mathrm{OE}}$ | Q |  |  | 6.3 | 11.4 | 1 | 13.5 | 1 | 13.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Q |  |  | 4.7 | 10 | 1 | - 12 | 1 | 12 |  |
| $t_{\text {pd }}$ | D | Q | $C_{L}=50 \mathrm{pF}$ |  | 7.3 | 14.9 | 1 | 17 | 1 | 17 | ns |
|  | LE | Q |  |  | 7.8 | 14.5 | 1 | 16.5 | 1 | 16.5 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 7.7 | 14.9 | 1 | 17 | 1 | 17 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6 | 13.2 | 1 | 15 | 1 | 15 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 |  |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM(INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV373A |  | SN74LV373A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | D | Q | $C_{L}=15 \mathrm{pF}$ |  | 4.1 | 7.2 | 1 | 8.5 | 1 | 8.5 | ns |
|  | LE | Q |  |  | 4.5 | 7.2 | 1 | 8.5 | 1 | 8.5 |  |
| ten* | $\overline{\mathrm{OE}}$ | Q |  |  | 4.5 | 8.1 | 1 | 9.5 | 1 | 9.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 3.3 | 7.2 | 1 | 8.5 | 1 | 8.5 |  |
| ${ }^{\text {tpd }}$ | D | Q | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.1 | 9.2 | 1 | 10.5 | 1 | 10.5 | ns |
|  | LE | Q |  |  | 5.5 | 9.2 | 1 | 10.5 | 1 | 10.5 |  |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  | 5.5 | 10.1 | 1 | 11.5 | 1 | 11.5 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 4 | 9.2 | 1 | 10.5 | 1 | 10.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 |  |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV373A |  | UNIT |  |  |
| :--- | :--- | ---: | ---: | ---: | :---: |
|  |  | MIN |  | MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.58 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.56 | -0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 2.86 | V |  |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 |  |  |  |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |  |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | Vcc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | Outputs enabled | $C L=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 17.4 | pF |
|  |  |  |  | 5 V | 19.5 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | $\mathrm{V}_{\mathrm{Cc}}$ |
| tPHZ/tPZH | GND |
| Open Drain | VCC |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

# SN54LV374A, SN74LV374A <br> OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS <br> WITH 3-STATE OUTPUTS <br> SCLS408A - APRIL 1998 - REVISED JUNE 1998 

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathbf{C =} 200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV374A devices are octal edge-triggered D-type flip-flops designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54LV374A . . J OR W PACKAGE
SN74LV374A . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)


## SN54LV374A... FK PACKAGE

 (TOP VIEW)

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54LV374A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV374A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE (each flip-flop) |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUT |
| $\overline{\text { OE }}$ | CLK | D | Q |
| L | $\uparrow$ | H | H |
| L | $\uparrow$ | L | L |
| L | L | X | $Q_{0}$ |
| H | X | X | Z |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


# SN54LV374A, SN74LV374A <br> OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS <br> WITH 3-STATE OUTPUTS <br> SCLS408A - APRIL 1998 - REVISED JUNE 1998 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 7 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 35 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 70 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ..... $115^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $146^{\circ} \mathrm{C} / \mathrm{W}$
DW package ..... $97^{\circ} \mathrm{C} / \mathrm{W}$
NS package ..... $100^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..... $128^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LV374A | SN74LV374A | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 25.5 | 25.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 | 1.5 |  |
| $V_{\text {II }}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0.5 | 0.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |
| V | Input voltage |  | 0 5.5 | $0 \quad 5.5$ | V |
|  | Output voltage | High or low state | $0 \quad$ VCC | $0 \quad \mathrm{~V}$ CC | V |
| $\mathrm{v}_{0}$ | Output volage | 3-state | 0 - 5.5 | $0 \quad 5.5$ | $v$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | - -50 | -50 | $\mu \mathrm{A}$ |
| ${ }^{\mathrm{IOH}}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\bigcirc \quad-2$ | -2 |  |
| Ion |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | Q -8 | -8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | -16 | -16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 50 | 50 | $\mu \mathrm{A}$ |
|  | Low-level | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 2 | 2 |  |
| Io | Low-leveloutput curent | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 8 | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 16 | 16 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $0 \quad 200$ | $0 \quad 200$ |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $0 \quad 100$ | $0 \quad 100$ | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $0 \quad 20$ | $0 \quad 20$ |  |
| TA | Operating free-air temperature |  | -55 125 | -40 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV374A |  |  | SN74LV374A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 | s |  | 3.8 |  |  |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | S | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | A | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V | \% |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| loff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 2.9 |  |  | 2.9 |  | pF |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV374A |  | SN74LV374A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, CLK high or low | 5 |  | 5.5 |  | 5.5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | 4 |  | 4 |  | 4 |  | ns |
| th | Hold time, data after CLK $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV374A |  | SN74LV374A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low | 5 |  | 5 | , | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | 3 |  | 3 |  | 3 |  | ns |
| th | Hold time, data after CLK $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV374A |  | SN74LV374A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 60 | 105 |  | 50 |  | 50 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 50 | 85 |  | 40 | 3 | 40 |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  | 9.7 | 16.3 | 1 | 19 | 1 | 19 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 8.9 | 15.9 | 1 | - 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.3 | 12.6 | 1 | 15 | 1 | 15 |  |
| tpd | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 11.8 | 19.3 | 1 | 23 | 1 | 23 | ns |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  | 10.9 | 18.8 | $\bigcirc$ | 22 | 1 | 22 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 8.2 | 17.3 | 1 | 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 |  |  |  | 2 |  |

[^81]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV374A |  | SN74LV374A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{f}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ | 80 | 150 |  | 70 |  | 70 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 55 | 110 |  | 50 | $\stackrel{+}{2}$ | 50 |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  | 6.8 | 12.7 | 1 | 15 | 1 | 15 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.3 | 11 | 1 | - 13 | 1 | 13 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Q |  |  | 4.7 | 10.5 | 1. | 12.5 | 1 | 12.5 |  |
| tpd | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 8.3 | 16.2 | 1 | 18.5 | 1 | 18.5 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 7.7 | 14.5 | $\bigcirc$ | 16.5 | 1 | 16.5 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 5.9 | 14 | 1 | 16 | 1 | 16 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 |  |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV374A |  | SN74LV374A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ | 130 | 205 |  | 110 |  | 110 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 85 | 170 |  | 75 | + | 75 |  |  |
| $\mathrm{tpd}^{*}$ | CLK | Q | $C \mathrm{~L}=15 \mathrm{pF}$ |  | 4.9 | 8.1 | 1 | 9.5 | 1 | 9.5 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 4.6 | 7.6 | 1 | 9 | 1 | 9 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 3.4 | 6.8 | 1 | 8 | 1 | 8 |  |
| tpd | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 5.9 | 10.1 | 1 | 11.5 | 1 | 11.5 | ns |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  | 5.5 | 9.6 | $\bigcirc$ | 11 | 1 | 11 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 4 | 8.8 | 1 | 10 | 1 | 10 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 |  |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
† Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV374A |  | UNIT |  |  |
| :---: | ---: | ---: | :---: | :---: | :---: |
|  |  | MIN |  |  |  |
| MAX |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.57 | 0.8 |  |  |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.53 | -0.8 |  |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 2.88 | V |  |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 | V |  |  |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |  |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 21.1 | pF |
|  |  |  |  | 5 V | 22.8 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | VCC |
| tPHZ/tPZH | GND |
| Open Drain | V $_{\text {CC }}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV540A devices are octal buffers/drivers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices are ideal for driving bus lines or buffer memory address registers. They feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.
The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ( $\overline{\mathrm{OE} 1}$ or $\overline{\mathrm{OE} 2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54LV540A ... J OR W PACKAGE
SN74LV540A ... DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)

| 1 |  |  |
| :---: | :---: | :---: |
| A1 | 19 | $\left.{ }_{9}\right]^{\text {OE2 }}$ |
| A2 3 | 18 | $8^{\mathrm{Y} 1}$ |
| A3 4 | 17 | $7{ }^{\text {Y2 }}$ |
| A4 [5 | 16 | ${ }_{6} \mathrm{Y} 3$ |
| A5 6 | 15 | $5] \mathrm{Y} 4$ |
| A6 [7 | 14 | 4 Y5 |
| A7 [8 | 13 | 3 Y 6 |
| A8 9 | 12 | $2 \mathrm{Y}^{\text {Y }}$ |
| GND 10 | $0 \quad 11$ | 1 Y8 |

## SN54LV540A... FK PACKAGE <br> (TOP VIEW)



The SN54LV540A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV540A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
(each buffer/driver)

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 7 V
Output voltage range applied in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) ..... $+0.5 \mathrm{~V}$
Output voltage range applied in high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ..... -0.5 V to 7 V
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 35 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 70 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ..... $115^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $146^{\circ} \mathrm{C} / \mathrm{W}$
DW package ..... $97^{\circ} \mathrm{C} / \mathrm{W}$
NS package ..... $100^{\circ} \mathrm{C} / \mathrm{W}$
PW package ..... $128^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | SN54LV540A |  | SN74LV540A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | $\mathrm{C} \times 0.3$ |  | C $\times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | C $\times 0.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3-state | 0 | 5.5 | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -8 |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -16 |  | -16 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 8 |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 16 |  | 16 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

SN54LV540A, SN74LV540A
OCTAL BUFFERS/DRIVERS

## WITH 3-STATE OUTPUTS

SCLS409A - APRIL 1998 - REVISED JUNE 1998
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C C}$ | SN54LV540A |  | SN74LV540A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ | 3 V |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 5$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| Ioff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM <br> (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV540A |  | SN74LV540A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ * | A | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV540A |  | SN74LV540A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ * | A | Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  |  |

[^82]switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV540A |  | SN74LV540A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tpd* | A | Y | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ * | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  |  |

$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV540A |  | UNIT |
| :--- | :--- | :---: | :---: |
|  |  | MIN $\quad$ TYP $\quad$ MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  | Outputs disabled |  |  |  |  |
|  |  | Outputs enabled |  | 5 V |  |  |
|  |  | Outputs disabled |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\quad \mathrm{PPHL}$ and $\mathrm{t}_{\mathrm{PLH}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 200 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Chip Carriers (FK), and DIPs (J)


## description

The 'LV541A devices are octal buffers/drivers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices are ideal for driving bus lines or buffer memory address registers. They feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.
The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ( $\overline{\mathrm{OE} 1}$ or $\overline{\mathrm{OE} 2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54LV541A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV541A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each buffer/driver)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\mathbf{O E 1}$ | $\overline{\text { OE2 }}$ | A | Y |
| L | L | L | L |
| L | L | $H$ | $H$ |
| $H$ | $X$ | $X$ | $Z$ |
| $X$ | $H$ | $X$ | $Z$ |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



To Seven Other Channels
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V
Output voltage range applied in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) $\ldots \ldots .-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range applied in high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1 ) $\ldots . \ldots-0.5 \mathrm{~V}$ to 7 V
Input clamp current, $\mathrm{l}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20 mA
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$

Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 70 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 ${ }^{\circ} \mathrm{C} / \mathrm{W}$
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $146^{\circ} \mathrm{C} / \mathrm{W}$
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $97^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
PW package . ........................................... $128^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | SN54LV541A |  | SN74LV541A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | T Y P | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |  |
| VOL | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 | 0.1 |  |  | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  | - 0.4 |  |  |  |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  | A 0.44 | 0.44 |  |  |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  | 0.55 | 0.55 |  |  |  |
| I | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V | a | $\pm 1$ | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 5$ | $\pm 5$ |  |  |  |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{IO}=0$ | 5.5 V |  | 20 | 20 |  |  | $\mu \mathrm{A}$ |
| Ioff | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V | 5 |  | 5 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 1.9 |  | 1.9 |  |  | pF |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV541A |  | SN74LV541A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ * | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 6.7 | 11.3 | 1 | 13.5 | 1 | 13.5 | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  | 8.5 | 16.6 | 1 | 19.5 | 1 | 19.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 8.4 | 13.1 | 1 | - 15 | 1 | 15 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 8.7 | 15.9 | 1 | 18.5 | 1 | 18.5 | ns |
| ten | $\overline{\mathrm{OE}}$ | Y |  |  | 10.5 | 20.7 | 1 | 24 | 1 | 24 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 12.3 | 17.9 | 1 | 20 | 1 | 20 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 | Q |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV541A |  | SN74LV541A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 4.8 | 7 | 1 | 8.5 | 1 | 8.5 | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  | 6.1 | 10.5 | 1 | 11 | 1 | 11 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Y |  |  | 5.8 | 11 | 1 | 12 | 1 | 12 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 6.1 | 10.5 | 1. | 12 | 1 | 12 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 7.4 | 14 | 1 | 16 | 1 | 16 |  |
| ${ }^{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 8.8 | 15.4 | 1 | 17.5 | 1 | 17.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 | Q |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV541A |  | SN74LV541A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | A | Y | $C_{L}=15 \mathrm{pF}$ |  | 3.5 | 5 | 1 | 6 | 1 | 6 | ns |
| ten* | $\overline{\mathrm{OE}}$ | Y |  |  | 4.3 | 7.2 | 1 | 8.5 | 1 | 8.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{\text {* }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 3.9 | 7 | 1 | - 8 | 1 | 8 |  |
| tpd | A | Y | $C_{L}=50 \mathrm{pF}$ |  | 4.3 | 7 | 1 | 8 | 1 | 8 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 5.3 | 9.2 | 1 | 10.5 | 1 | 10.5 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Y |  |  | 5.6 | 8.8 | 1 | 10 | 1 | 10 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 | Q |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV541A |  | UNIT |  |  |
| :--- | :--- | ---: | ---: | ---: | :---: |
|  |  | MIN |  | MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.53 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.37 | -0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 2.86 | V |  |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 |  |  |  |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ Low-level dynamic input voltage |  | V |  |  |  |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ |  | 3.3 V | 16.3 | pF |
|  |  |  |  |  | 5 V | 17.8 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV573A devices are octal transparent D-type latches designed for 2-V to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices feature 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV573A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV573A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each latch)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\mathbf{O E}$ | LE | D | Q |
| L | $H$ | $H$ | $H$ |
| L | $H$ | L | L |
| L | L | X | $Q_{0}$ |
| $H$ | $X$ | $X$ | Z |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$


$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{c c}$ | SN54LV573A |  |  | SN74LV573A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |
| VOL | $\mathrm{l}^{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 1.8 |  |  | 1.8 |  | pF |

## OCTAL TRANSPARENT D-TYPE LATCHES

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV573A |  | SN74LV573A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration | LE high | 6.5 |  | 6.5 |  | 6.5 |  | ns |
| $t_{\text {su }}$ | Setup time | Data before LE $\downarrow$ | 5 |  | 5 |  | 5 |  | ns |
| th | Hold time | Data after LE $\downarrow$ | 2 |  | 2 |  | 2 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV573A |  | SN74LV573A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {w }}$ | Pulse duration | LE high | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | Data before LE $\downarrow$ | 3.5 |  | 3.5 |  | 3.5 |  | ns |
| $t_{\text {h }}$ | Hold time | Data after LE $\downarrow$ | 1.5 |  | 1.5 |  | 1.5 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV573A |  | SN74LV573A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | LE high | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | Data before LE $\downarrow$ | 3.5 |  | 3.5 |  | 3.5 |  | ns |
| $\mathrm{th}^{\text {h }}$ | Hold time | Data after LE $\downarrow$ | 1.5 |  | 1.5 |  | 1.5 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV573A |  | SN74LV573A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}{ }^{*}$ | D | Q | $C_{L}=15 \mathrm{pF}$ |  | 8.9 | 15.8 | 1 | 18 | 1 | 18 | ns |
|  | LE | Q |  |  | 9.6 | 16.2 | 1 | 19 | 1 | 19 |  |
| ten* | $\overline{\mathrm{OE}}$ | Q |  |  | 9.3 | 16.2 | 1 | 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.7 | 12.6 | 1 | 15 | 1 | 15 |  |
| ${ }^{\text {tpd }}$ | D | Q | $C_{L}=50 \mathrm{pF}$ |  | 10.9 | 18.7 | 1 | 21 | 1 | 21 | ns |
|  | LE | Q |  |  | 11.6 | 19.1 | 1 | 23 | 1 | 23 |  |
| $\mathrm{t}_{\text {en }}$ | OE | Q |  |  | 11.4 | 19 | 1 | 22 | 1 | 22 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 8.6 | 17.3 | 1 | 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 |  |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV573A |  | SN74LV573A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{t p d}{ }^{*}$ | D | Q | $C_{L}=15 \mathrm{pF}$ |  | 6.2 | 11 | 1 | 13 | 1 | 13 | ns |
|  | LE | Q |  |  | 6.8 | 11.9 | 1 | 14 | 1 | 14 |  |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.6 | 11.5 | 1 | 13.5 | 1 | 13.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 4.9 | 11 | 1 | 13 | 1 | 13 |  |
| ${ }_{\text {tpd }}$ | D | Q | $C_{L}=50 \mathrm{pF}$ |  | 7.7 | 14.5 | 1 | 16.5 | 1 | 16.5 | ns |
|  | LE | Q |  |  | 8.2 | 15.4 | 1 | 17.5 | 1 | 17.5 |  |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  | 8 | 15 | 1 | 17 | 1 | 17 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.2 | 14.5 | 1 | 16.5 | 1 | 16.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 |  |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV573A |  | SN74LV573A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $t_{p d}{ }^{*}$ | D | Q | $C_{L}=15 \mathrm{pF}$ |  | 4.3 | 6.8 | 1 | 8 | 1 | 8 | ns |
|  | LE | Q |  |  | 4.7 | 7.7 | 1 | 9 | 1 | 9 |  |
| ten* | $\overline{\mathrm{OE}}$ | Q |  |  | 4.7 | 7.7 | 1 | 9 | 1 | 9 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | OE | Q |  |  | 3.5 | 7.7 | 1 | 9 | 1 | 9 |  |
| ${ }^{\text {tpd }}$ | D | Q | $C_{L}=50 \mathrm{pF}$ |  | 5.3 | 8.8 | 1 | 10 | 1 | 10 | ns |
|  | LE | Q |  |  | 5.7 | 9.7 | 1 | 11 | 1 | 11 |  |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  | 5.7 | 9.7 | 1 | 11 | 1 | 11 |  |
| $\mathrm{t}_{\text {dis }}$ | OE | Q |  |  | 4.2 | 9.7 | 1 | 11 | 1 | 11 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 |  |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

\left.| PARAMETER | SN74LV573A |  | UNIT |  |
| :--- | ---: | ---: | ---: | :---: |
|  |  | MIN |  | MAX |$\right)$

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  |  | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | D to Q | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V | 16 | pF |
|  |  |  |  |  | 5 V | 18 |  |
|  |  |  | LE to Q |  | 3.3 V | 18.2 |  |
|  |  |  |  |  | 5 V | 21.3 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

## SN54LV574A, SN74LV574A <br> OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS <br> WITH 3-STATE OUTPUTS

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV574A devices are octal edge-triggered D-type flip-flops designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the $Q$ outputs are set to the logic levels set up at the data ( $D$ ) inputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV574A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV574A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE (each flip-flop) |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUT |
| $\overline{\mathrm{OE}}$ | CLK | D | Q |
| L | $\uparrow$ | H | H |
| L | $\uparrow$ | L | L |
| L | H or L | X | $Q_{0}$ |
| H | X | X | Z |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) -0.5 V to 7 V
Output voltage range applied in the high or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) $\ldots . .-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range applied in high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) $\ldots . . .-0.5 \mathrm{~V}$ to 7 V




Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $115^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..................................... 146² $\mathrm{C} / \mathrm{W}$
DW package ........................................ $97^{\circ} \mathrm{C} / \mathrm{W}$
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
PW package ....................................... 128 ${ }^{\circ} \mathrm{C} / \mathrm{W}$

$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)


NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{c c}$ | SN54LV574A |  |  | SN74LV574A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  |  | 2 |  |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 3 V | 2.48 |  |  | 2.48 |  |  |  |
|  | $\mathrm{OH}=-16 \mathrm{~mA}$ | 4.5 V | 3.8 |  |  | 3.8 |  |  |  |
| VOL | $\mathrm{l}^{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  |  | 0.1 |  |  | 0.1 | V |
|  | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.3 V |  |  | 0.4 |  |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 3 V |  |  | 0.44 |  |  | 0.44 |  |
|  | $\mathrm{IOL}=16 \mathrm{~mA}$ | 4.5 V |  |  | 0.55 |  |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  | 1.8 |  |  | 1.8 |  | pF |

SN54LV574A, SN74LV574A
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS412A - APRIL 1998 - REVISED JUNE 1998
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV574A |  | SN74LV574A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | CLK highor low | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | High or low before CLK $\uparrow$ | 5.5 |  | 5.5 |  | 5.5 |  | ns |
| th | Hold time | Data after CLK $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV574A |  | SN74LV574A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {w }}$ | Pulse duration | CLK highor low | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | High or low before CLK个 | 3.5 |  | 3.5 |  | 3.5 |  | ns |
| th | Hold time | Data after CLK $\uparrow$ | 1.5 |  | 1.5 |  | 1.5 |  | ns |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV574A |  | SN74LV574A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | CLK highor low | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | High or low before CLK $\uparrow$ | 3.5 |  | 3.5 |  | 3.5 |  | ns |
| $t_{\text {h }}$ | Hold time | Data after CLK $\uparrow$ | 1.5 |  | 1.5 |  | 1.5 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV574A |  | SN74LV574A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {fmax }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} *$ | 60 | 105 |  | 50 |  | 50 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 50 | 85 |  | 40 |  | 40 |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  | 9.6 | 16.6 | 1 | 20 | 1 | 20 | ns |
| ten ${ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 9.2 | 16.1 | 1 | 19 | 1 | 19 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.5 | 12.8 | 1 | 15 | 1 | 15 |  |
| $\mathrm{t}_{\mathrm{pd}}$ | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 11.6 | 19.6 | 1 | 23 | 1 | 23 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 10.9 | 19 | 1 | 22 | 1 | 22 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 8.4 | 17.5 | 1 | 20 | 1 | 20 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 2 |  |  |  | 2 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV574A |  | SN74LV574A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}{ }^{*}$ | 80 | 145 |  | 65 |  | 65 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 50 | 120 |  | 45 |  | 45 |  |  |
| $t_{\text {pd }}{ }^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  | 6.8 | 13.2 | 1 | 15.5 | 1 | 15.5 | ns |
| $\mathrm{ten}^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.4 | 12.8 | 1 | 15 | 1 | 15 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 4.8 | 13 | 1 | 15 | 1 | 15 |  |
| $\mathrm{tpd}^{\text {d }}$ | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 8.1 | 16.7 | 1 | 19 | 1 | 19 | ns |
| ten | $\overline{\mathrm{OE}}$ | Q |  |  | 7.7 | 16.3 | 1 | 18.5 | 1 | 18.5 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 6.1 | 15 | 1 | 17 | 1 | 17 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1.5 |  |  |  | 1.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV574A |  | SN74LV574A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * | 130 | 205 |  | 110 |  | 110 |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 85 | 175 |  | 75 |  | 75 |  |  |
| $\mathrm{tpd}^{*}$ | CLK | Q | $C_{L}=15 \mathrm{pF}$ |  | 4.8 | 8.6 | 1 | 10 | 1 | 10 | ns |
| ten* | OE | Q |  |  | 4.6 | 9 | 1 | 10.5 | 1 | 10.5 |  |
| $\mathrm{t}_{\text {dis }}{ }^{*}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 3.5 | 9 | 1 | 10.5 | 1 | 10.5 |  |
| $\mathrm{t}_{\mathrm{pd}}$ | CLK | Q | $C_{L}=50 \mathrm{pF}$ |  | 5.7 | 10.6 | 1 | 12 | 1 | 12 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 5.5 | 11 | 1 | 12.5 | 1 | 12.5 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q |  |  | 4.1 | 10.1 | 1 | 11.5 | 1 | 11.5 |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  | 1 |  |  |  | 1 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV574A |  | UNIT |  |
| :--- | :--- | ---: | ---: | :---: |
|  |  | MIN |  | MAX |
|  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | 0.65 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.59 | -0.8 | V |
| $\mathrm{~V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | 2.84 | V |  |
| $\mathrm{~V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage | 2.31 |  | V |
| $\mathrm{~V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | 0.99 | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | Vcc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ |  | 3.3 V | 20.4 | pF |
|  |  |  |  |  | 5 V | 23.8 |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.
E. tPLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tpHL and tpLH are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical V $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV594A devices are 8-bit shift registers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices contain an 8 -bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clock (RCLK, SRCLK) and direct overriding clear ( $\overline{\mathrm{RCLR}}, \overline{\mathrm{SRCLR}})$ inputs are provided on both the shift and storage registers. A serial output ( $\mathrm{Q}_{H^{\prime}}$ ) is provided for cascading purposes.
Both the shift-register (SRCLK) and storage-register (RCLK) clocks are positive-edge triggered. If both clocks are connected together, the shift register is always one count pulse ahead of the storage register.
The SN54LV594A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV594A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN5 |  |  | 94A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | UNIT |
| VCC | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  |  |
| $V_{14}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  | V |
| ViH |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0$ |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | ¢ 0.3 |  | C $\times 0.3$ | V |
|  | Low | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | ¢ $\times 0.3$ |  | $\mathrm{C} \times 0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | ¢ $\times 1.3$ |  | C $\times 0.3$ |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
| l | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 |  |
| Ion | High-level output current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -6 |  | -6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -12 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 |  |
| OL | Low-leveloutput curent | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 6 |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 12 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $V_{C c}$ | SN54LV594A |  | SN74LV594A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 2 V to 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}-0$ |  | V |
|  | $\mathrm{OH}=-2 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |
|  | $\mathrm{OH}=-6 \mathrm{~mA}$ | 3 V | 2.48 |  | 2.48 |  |  |
|  | $1 \mathrm{OH}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |
| VOL | $\mathrm{l} \mathrm{OL}=50 \mu \mathrm{~A}$ | 2 V to 5.5 V |  | 0.1 |  | 0.1 | V |
|  | $\mathrm{OL}=2 \mathrm{~mA}$ | 2.3 V |  | 0.4 |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | 3 V |  | 0.44 |  | 0.44 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 4.5 V |  | 0.55 |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 5.5 V |  | 20 |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V | 0 V |  | 5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V |  |  |  |  | pF |
|  |  | 5 V |  |  |  |  |  |

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54LV594A |  | SN74LV594A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | RCLK or SRCLK high or low |  |  |  |  |  |  | ns |
|  |  | $\overline{\mathrm{RCLR}}$ or SRCLR low |  |  |  |  |  |  |  |
|  |  | SER before SRCLK $\uparrow$ |  |  |  |  |  |  |  |
|  |  | SRCLK $\uparrow$ before RCLK $\uparrow \dagger$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | $\overline{\text { SRCLR }}$ low before RCLK $\uparrow$ |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { SRCLR }}$ high (inactive) before SRCLK $\uparrow$ |  |  |  |  |  |  |  |
|  |  | $\overline{\mathrm{RCLR}}$ high (inactive) before RCLK $\uparrow$ |  |  |  |  |  |  |  |
| th | Hold time | SER after SRCLK $\uparrow$ |  |  |  |  |  |  | ns |

$\dagger$ This setup time ensures the output register sees stable data from the shift-register outputs. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

$\dagger$ This setup time ensures the output register sees stable data from the shift-register outputs. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

$\dagger$ This setup time ensures the output register sees stable data from the shift-register outputs. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.
switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV594A |  | SN74LV594A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {fmax }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} *$ |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPLH* | RCLK | $Q_{A}-Q_{H}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tpLH* | SRCLK | $Q_{H}{ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{\mathrm{RCLR}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPLH | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | SRCLK | Q ${ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { RCLR }}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\ddagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV594A |  | SN74LV594A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\prime}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPLH* | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tpHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | SRCLK | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{\mathrm{RCLR}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPLH | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | SRCLK | $Q_{H}{ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\mathrm{RCLR}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { SRCLR }}$ | $\mathrm{Q}_{\mathrm{H}^{\prime}}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV594A |  | SN74LV594A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{f}$ max |  |  | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}^{*}$ |  |  |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tpLH* | RCLK | $Q_{A}-Q_{H}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | SRCLK | $Q_{H}{ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{\mathrm{RCLR}}$ | $\mathrm{Q}_{\text {A }}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPHL* | SRCLR | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPLH | RCLK | $\mathrm{Q}_{\mathrm{A}} \mathrm{Q}^{\text {Q }}$ H | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | SRCLK | $Q_{H}{ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\mathrm{RCLR}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { SRCLR }}$ | $\mathrm{Q}_{\mathrm{H}^{\prime}}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  |  |

[^83]noise characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV594A |  | UNIT |
| :--- | :--- | :---: | :---: |
|  |  | MIN |  |$]$

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Power dissipation capacitance | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Process
- Typical $\mathrm{V}_{\mathrm{OLP}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- 8-Bit Serial-In, Parallel-Out Shift
- Shift Register Has Direct Clear
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


## description

The 'LV595A devices are 8-bit shift registers designed for $2-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
These devices contain an 8 -bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3 -state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable ( $\overline{\mathrm{OE}}$ ) input is high, all outputs except $\mathrm{Q}_{\mathrm{H}^{\prime}}$ are in the high-impedance state.
Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV595A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LV595A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
logic diagram (positive logic)


Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LV595A |  | SN74LV595A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5.5 | 2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  | 1.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 0.5 |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3-state | 0 | 5.5 | 0 | 5.5 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | -50 |  | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -2 |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -8 |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | -16 |  | -16 |  |
| ${ }^{\text {l OL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 2 |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 8 |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 16 |  | 16 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0 | 200 | 0 | 200 | ns/V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 0 | 100 | 0 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | 20 | 0 | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  |  | $\mathrm{T}_{\mathbf{A}}=$ | $5^{\circ} \mathrm{C}$ | SN54 | 595A | SN74L | 595A | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
|  |  | SRCLK high or low |  |  |  |  |  |  |  |
| $t_{w}$ | Pulse duration | RCLK high or low |  |  |  |  |  |  | ns |
|  |  | SRCLR low |  |  |  |  |  |  |  |
|  |  | SER before SRCLK $\uparrow$ |  |  |  |  |  |  |  |
|  |  | SRCLK $\uparrow$ before RCLK¢ $\dagger$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | SRCLR low before RCLK $\uparrow$ |  |  |  |  |  |  | ns |
|  |  | $\overline{\text { SRCLR }}$ high (inactive) before SRCLK $\uparrow$ |  |  |  |  |  |  |  |
| $t_{\text {h }}$ | Hold time | SER after SRCLK $\uparrow$ |  |  |  |  |  |  | ns |

$\dagger$ This setup time ensures the output register sees stable data from the shift-register outputs. The clocks can be tied together, in which case the output register is one clock pulse behind the shift register.
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1

$\dagger$ This setup time ensures the output register sees stable data from the shift-register outputs. The clocks can be tied together, in which case the output register is one clock pulse behind the shift register.
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

$\dagger$ This setup time ensures the output register sees stable data from the shift-register outputs. The clocks can be tied together, in which case the output register is one clock pulse behind the shift register.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV595A |  | SN74LV595A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  | MHz |
| ${ }^{\text {max }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | MHz |
| tpLH* | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{tPLH}^{*}$ | SRCLK | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPZH* | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPZL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHZ* | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPLZ* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | SRCLK | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPZH | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPZL |  |  |  |  |  |  |  |  |  |  |  |
| tPHZ | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tplZ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free－air temperature range， $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$（unless otherwise noted）（see Figure 1）

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO （OUTPUT） | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV595A |  | SN74LV595A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\dagger}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$＊ |  |  |  |  |  |  |  | M |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| tPLH＊ | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL＊ |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH＊}}$ | SRCLK | $Q_{H}{ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL＊ |  |  |  |  |  |  |  |  |  |  |  |
| tPHL＊ | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPZH＊ | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPZL＊ |  |  |  |  |  |  |  |  |  |  |  |
| tpHZ＊ | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPLZ＊ |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | SRCLK | $Q_{H}{ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPZH | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tpZL |  |  |  |  |  |  |  |  |  |  |  |
| tPHZ | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tpLZ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk（0）}}{ }^{\dagger}$ |  |  |  |  |  |  |  |  |  |  |  |

＊On products compliant to MIL－PRF－38535，this parameter is not production tested．
$\dagger$ Skew between any two outputs of the same package switching in the same direction
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | LOAD CAPACITANCE | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54LV595A |  | SN74LV595A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\prime}$ max |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ * |  |  |  |  |  |  |  |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | MHz |
| tpLH* | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=15 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH* | SRCLK | $Q_{H}{ }^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tpHL* |  |  |  |  |  |  |  |  |  |  |  |
| tPHL* | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPZH* | OE | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPZL* |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tPHZ }}$ | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPLZ* |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | $C_{L}=50 \mathrm{pF}$ |  |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPLH | SRCLK | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPHL |  |  |  |  |  |  |  |  |  |  |  |
| tPHL | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ |  |  |  |  |  |  |  |  |  |
| tPZH | OE | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tPZL |  |  |  |  |  |  |  |  |  |  |  |
| tPHZ | OE | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |
| tpLZ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{sk}(\mathrm{o})^{\dagger}}$ |  |  |  |  |  |  |  |  |  |  |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ Skew between any two outputs of the same package switching in the same direction
noise characteristics, $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Note 5)

| PARAMETER | SN74LV595A |  | UNIT |
| :--- | :---: | :---: | :---: |
|  |  | MIN $\quad$ TYP $\quad$ MAX |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{P})}$ | Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{D})}$ | High-level dynamic input voltage |  | V |
| $\mathrm{V}_{\mathrm{IL}(\mathrm{D})}$ | Low-level dynamic input voltage |  | V |

NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | Vcc | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 3.3 V |  | pF |
|  |  |  | 5 V |  |  |

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tpLZ/tPZL | $\mathrm{V}_{\text {cc }}$ |
| tPHz/tPZH | GND |
| Open Drain | $\mathrm{V}_{\mathrm{CC}}$ |

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS

LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS


Figure 1. Load Circuit and Voltage Waveforms
General Information ..... 1
LVC Gates and MSI2
LVC Octals ..... 3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI ..... 6
LV Octals7
Application Reports8
Mechanical Data9

## Contents


Bus-Interface Devices With Output-Damping Resistors or Reduced-Drive Outputs ........ 8-35
Migration From 3.3-V to 2.5-V Power Supplies for Logic Devices . . . . . . . . . . . . . . . . . . . . . . . . 8-53

## Designing With Logic

SDYA009C

June 1997

性 Texas
INSTRUMENTS

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

## Contents

Title Page
Abstract ..... 8-7
1 Introduction ..... 8-7
2 Behavior With the Supply Voltage Reduced ..... 8-7
2.1 Behavior With the Supply Voltage Switched Off ..... 8-7
2.1.1 Bipolar Circuits ..... 8-7
2.1.2 CMOS Circuits ..... 8-9
2.2 Behavior With Low Supply Voltages ..... 8-9
2.3 Supply Voltages Partially Switched Off ..... 8-10
2.4 Changing Powered-Up Subsystems ..... 8-12
3 Unused Inputs ..... 8-12
4 Excessive Input Currents ..... 8-14
5 Transition Times ..... 8-15
6 Propagation Delay Times ..... 8-18
6.1 Propagation Delay Times With Several Outputs Switching Simultaneously ..... 8-18
6.2 Propagation Delay Times With Negative Undershooting at the Outputs ..... 8-20
6.3 Propagation Delay Times With Large Capacitive Loads ..... 8-21
6.4 Input and Output Capacitances of Digital Devices ..... 8-24
7 Bus Contention ..... 8-25
8 Backdriving ..... 8-30
9 Summary ..... 8-33
Acknowledgment ..... 8-33
List of Illustrations
Figure Title ..... Page
1 Input Circuit of a Bipolar Device ..... 8-7
2 Device Output From SN74 Family (Standard TTL) ..... 8-8
3 Output of Schottky TTL Devices ..... 8-8
4 3-State Output of Schottky TTL Devices ..... 8-9
5 Diode Paths in CMOS Devices ..... 8-9
6 Behavior of a TTL Device at Low Supply Voltages ..... 8-10
7 Feeding Back With CMOS Devices ..... 8-11
8 Ideas for Protecting CMOS Devices ..... 8-11
9 Interconnection of Unused Inputs With AND and OR Gates ..... 8-13
10 Fixed Potential Connected to Unused Inputs ..... 8-13
11 Series Resistor Connected to Unused Inputs of Multiple-Emitter Transistors ..... 8-13

## List of Illustrations (continued)

Figure Title Page
12 Parasitic Transistors in CMOS Input Stages ..... 8-14
13 Parasitic Transistors in Bipolar Input Circuits ..... 8-15
14 Setup for Generating an Undershoot Pulse ( $\mathrm{I}=-60 \mathrm{~mA}, \mathrm{t}=100 \mathrm{~ns}$ ) ..... 8-15
15 Definition of Signal Amplitude and Pulse Width ..... 8-16
16 Two-Stage Shift Register ..... 8-17
17 Incorrect Operation of a Shift Register ..... 8-18
18 Inductances in the Lines Supplying a Package ..... 8-18
19 Increase of the Delay Time When Several Outputs Are Switched Simultaneously ..... 8-19
20 Increase of the Propagation Delay Time With a Widebus ${ }^{\text {TM }}$ Circuit (74AC16240) ..... 8-20
21 Currents in the Output Stage of a Bus Driver With Negative Undershoot ..... 8-20
22 Measurement Setup ..... 8-21
23 Waveforms for Various Line Lengths ..... 8-21
24 Bipolar Output Stage With Output Characteristics at a High Level ..... 8-22
25 Waveform at SN74LS00 Output ( $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, 56 pF , and 616 pF ) ..... 8-24
26 Determining the Short-Circuit Current With Bus Contention ..... 8-25
27 ABT Output-Stage Circuit Diagram ..... 8-26
28 Bus Supervision During Power On ..... 8-30
29 Feeding Test Signals Into a Node Test Point ..... 8-31
30 Low-Logic-Level Output Characteristics of SN74AS645 ..... 8-31
31 Thermal Resistances in a Device ..... 8-32
32 Device Thermal Behavior ..... 8-32
List of Tables
Table Title Page
1 Required Minimum Input Rise/Fall Rates for Logic Families ..... 8-17
2 Short-Circuit Current and Internal Resistance of Logic Families ..... 8-23
3 Capacitances of Digital Devices ..... 8-25
4 Output-Stage Conditions During Bus Contention ..... 8-26
5 Thermal Resistance of Plastic Packages in Still Air ..... 8-28


#### Abstract

Data sheets, which usually give information on device behavior only under recommended operating conditions, may only partially answer engineering questions that arise during the development of systems using logic devices. However, information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be: "How does a bus driver behave with reduced (or even switched-off) supply voltage?" or "How does the delay time of a gate with a large capacitive load change?" or "What must be considered when using backdriving?".

This report gives information on a number of questions that frequently arise. In addition, it provides examples that explain phenomena that the designer should be aware of when using devices outside their recommended operating conditions.


## 1 Introduction

The function and behavior of digital logic devices are described fully in data sheets. Most questions regarding the behavior of the device that arise when developing a system can be answered with the information given. However, the devices might be operated under conditions not covered by the data sheet. This report addresses this issue and provides information on the behavior of devices under such conditions.

Many parameter values in data sheets are not measured when the circuits are tested. The information is based on typical values that have been established experimentally and that are applicable to the majority of devices of the same type or family. In individual cases it might be necessary to interpret data and make measurements to accurately forecast the behavior of the complete system.

## 2 Behavior With the Supply Voltage Reduced

Although not specifically mentioned in data sheets, additional components, some of them parasitic, influence operational characteristics of devices. These components can affect the function of a system if the devices are not operated within the recommended operating conditions. For example, large systems often require that parts of the system be shut down while other parts continue to operate. Frequent problems occur at the interfaces between subsystems, which are operated with different supply voltages, or whose supply voltages are switched off. This section describes the behavior of digital circuits operated with low supply voltages.

### 2.1 Behavior With the Supply Voltage Switched Off

Because many circuits can be used with the various logic families, no general rule applies to the behavior of systems with supply voltages switched off. For this reason, only the most important circuits and their behavior are discussed.

### 2.1.1 Bipolar Circuits

Figure 1 shows the simplified circuit of a TTL device with diode inputs, such as are used with devices in the SN74LS (low-power Schottky TTL) logic family. However, the following comments apply to all other bipolar logic families.


Figure 1. Input Circuit of a Bipolar Device

When the supply voltage in a system is switched off $\left(V_{C C}=0 \mathrm{~V}\right)$, the $\mathrm{V}_{\mathrm{CC}}$ pin of a logic device is short circuited to ground via the other components in the system. If a voltage is then applied to the input of a device, as shown in Figure 1, and if this voltage lies within the logic-level range $\left(\mathrm{V}_{\mathrm{I}}=0\right.$ to 5.5 V$)$, diode D 2 is blocking and the clamping diode D 1 is biased into a blocking state. Therefore, a very small current flows into the device, corresponding to the leakage current of these diodes. The value for this current given in the data sheets for the corresponding input voltage can be used. This statement applies, without exception, to all TTL devices.

Figure 2 shows the output stage of circuits from the SN74 (standard TTL) series. Parasitic collector-substrate diode D2 and diode D 3 are in a blocking position between the $\mathrm{V}_{\mathrm{CC}}$ and GND connections of all devices. If the $\mathrm{V}_{\mathrm{CC}}$ pin is at GND potential and a positive voltage is applied to the output, diode D1 is blocking and the output is in the high-impedance state.


Figure 2. Device Output From SN74 Family (Standard TTL)
Other bias relationships result when supply voltages are switched off to Schottky TTL devices (SN74LS, SN74S, SN74ALS, SN74AS, and SN74F series). Figure 3 shows the important parts of the output stage. If a voltage is applied to the output of the device whose supply voltage is switched off, parasitic diode D 1 , which is in parallel with resistor R , becomes conductive. The output is then at a low impedance.


Figure 3. Output of Schottky TTL Devices
If the circuit in Figure 3 is modified for bipolar devices using 3-state outputs, parasitic diode D1 at the output is no longer significant. One possibility is to tie resistor R to GND potential instead of to the output of the circuit (see Figure 4). In this case, the output remains at a high impedance when the supply voltage is switched off.

The outputs of TTL circuits with an open collector are always at a high impedance when the supply voltage is switched off.


Figure 4. 3-State Output of Schottky TTL Devices

### 2.1.2 CMOS Circuits

The behavior of CMOS devices when the supply voltage is switched off is essentially determined by the protective circuits at the inputs and outputs. These circuits are intended to protect the device from damage from electrostatic discharge (ESD). Figure 5 shows, in simplified form, the construction of a CMOS circuit with additional diode paths at the input and output. Both the input, via diode D1, and the output, via diode D3, are at a low impedance when the supply voltage is switched off. Diode D3 also exists in circuits having an open drain at the output.


Figure 5. Diode Paths in CMOS Devices

### 2.2 Behavior With Low Supply Voltages

The behavior of logic devices at low supply voltages is difficult to predict because a detailed knowledge of the internal circuit, including its dimensions, is necessary. An example is the behavior of a noninverting buffer with open-collector outputs (SN7407) when the supply voltage is switched on and off. Figure 6 shows the internal circuit of the SN7407. At supply voltages lower than the forward voltage of the diode path (base-emitter path), all transistors are blocking. Therefore, the output voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ first follows the supply voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$. When the latter reaches about 0.7 V , current flows via resistor R 3 into the base of transistor Q4 and the output switches to a low level. If the supply voltage reaches a value of $3 \times \mathrm{V}_{\mathrm{be}}$, and if a logic high is applied to the input, current flows into the base of transistor Q3 (via transistors Q1 and Q2), which switches. Output transistor Q4 is again switched off, causing the output voltage to rise to the value of $\mathrm{V}_{\mathrm{CC}}$. In the previous analysis, the voltage drop necessary for a sufficient base current to switch on the transistor is neglected. TTL devices attain stability with a supply voltage of about 3.5 V , and are fully functional at a typical voltage of 4 V . However, with supply voltages below the minimum specified in data sheets, not all parameters can be attained. This applies to both dc parameters, such as output currents and voltages, and to switching characteristics, such as propagation delay time and maximum clock frequency.


Figure 6. Behavior of a TTL Device at Low Supply Voltages
In a manner similar to TTL devices, CMOS devices also fail to operate at supply voltages below the threshold voltages of the MOS transistors. If the supply voltage is further increased, parts of the circuit are activated (see Figure 6). As previously mentioned, the precise circuit configuration of the device determines the circuit behavior. Full functionality of CMOS devices from the SN 74 HC family is ensured from $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$, whereas the 74 AC family can be ensured only from 3 V , although the latter is also stable, with a supply voltage of only 2 V . Since the maximum clock frequency of CMOS devices is dependent on the supply voltage, at a high clock frequency, circuits might not operate reliably during the switch-on or switch-off phases, even though the supply voltage is more than 2 V .

Special design measures have been taken to achieve a defined behavior, even when circuits are operated at supply voltages far below the conditions recommended in data sheets. For example, on bus drivers of the BiCMOS series (SN74ABT/BCT), a voltage-monitoring circuit ensures that the 3 -state outputs remain in the high-impedance state at supply voltages below about 3.5 V , regardless of the inputs to these devices. At supply voltages above this threshold voltage, the control inputs (enable and disable) are effective. If a voltage level is applied to these inputs that results in a high impedance at the output, the same state is implemented at the output.

### 2.3 Supply Voltages Partially Switched Off

In large systems, often part of the voltage supply is switched off, while other parts of the system continue to operate. Then, the critical part of the system is the interface between the device that is supplied and the device that is not supplied with voltage. In such a case, two requirements must be met. First, the part of the system that continues to operate must not be disturbed by the part that is switched off. Second, the switched-off part must not be disturbed by voltages fed back from the operating part.

These requirements can be met with bipolar circuits. As mentioned previously, the inputs of switched-off bipolar circuits are at a high impedance and do not influence parts of the device that are still active. With outputs of switched-off parts of devices that are connected to active parts, only the outputs of bus drivers (e.g., SN74xx240 or SN74xx245) are at a high impedance. Therefore, only such devices should be used for bus lines connecting systems. For unidirectional lines that connect switched-off and active devices, it must be determined in each case whether the operation of the system could be influenced by the outputs being at a low impedance when switched off. If this is not the case, then at this position in the system, any kind of device, including CMOS, can be used.
As mentioned previously, when switching the supply on and off, the logic state of the devices concerned cannot be ensured. Therefore, undefined states can arise during this time at the interfaces and cause malfunction of the system (see Figure 6). The use of SN74ABT/BCT-series bus drivers provides a solution, since the outputs of these parts go into the high-impedance inactive state at supply voltages below about 3.5 V . A difficult situation arises when using CMOS devices. As shown in Figure 5, these parts have protective diodes that are connected to the supply rails at both inputs and outputs. If the supply voltage $\mathrm{V}_{\mathrm{CC} 2}$ of this circuit is switched off (see Figure 7) while the supply voltage $\mathrm{V}_{\mathrm{CC} 1}$ remains switched on, a current (I) flows out of gate G1, via diode D1, into the next circuit. This current can rapidly overload protective diode D1 (the maximum current of the input clamp diodes of CMOS devices is only 20 mA ) and destroy the device. Remember that, in general, the next device represents a short circuit and, apart from the output resistance of gate G1, there is no current-limiting circuit element.


Figure 7. Feeding Back With CMOS Devices
Figure 8 shows recommended design ideas, with reservations, to provide some current limiting. In Figure 8a, the input current of the switched-off device is limited by resistor $R$. Using this, the input current of the circuit to be protected can be limited to a permissible value. The input current of CMOS devices is extremely low and series resistors of several ohms usually have no negative effect on the function of the part. However, feeding of the next device, via input clamping diode D1, is not prevented entirely.


Figure 8. Ideas for Protecting CMOS Devices
In the circuit of Figure 8 b , the flow of current into the device to be protected when the supply voltage $\mathrm{V}_{\mathrm{CC}}$ is switched off, is prevented by diode D3. However, to ensure a high level at the input of gate G1 with normal operation, a pullup resistor is needed, and this significantly increases the power consumption of the CMOS circuit. D3 also shifts the logic level at the input of the gate, and as a result, reduces the noise margin of the circuit. Apart from the noise-margin restriction, this circuit is effective, because it prevents feedback into the switched-off part of the device.

The diode in Figure 8c has no effect if gate G1 has a noninverting function. Even so, the flow of current via clamping diode D 1 and the $\mathrm{V}_{\mathrm{CC}}$ rail of gate G1 into the next circuit is prevented. Instead, the current flows via the output of gate G1, which, in this case, is at a high logic level, and into the following circuit.

### 2.4 Changing Powered-Up Subsystems

In many applications, to carry out service or repair work without interrupting operation, it must be possible to change individual subsystems. Because of the partial switch off of supply voltage described previously, this is permissible only when circuit design modifications are made that prevent the destruction of semiconductor components and ensure that the operation of the rest of the system is not disturbed.

In the input and output circuits of logic devices, some desired and some parasitic diodes are present. As explained, these components represent additional current paths, and undefined currents may flow into the device, either through the clamping diodes to the inputs and outputs, or through additional parasitic diodes in the devices. To avoid uncontrolled operational states, changing powered-up subsystems is permissible only if the subsystems have a leading GND pin as a reference potential.

If the connection of the GND reference potential is made first when inserting subsystems, and broken only after removing them, the operational state that results when changing subsystems can be limited to the cases previously mentioned. This assumes that parts of the system that have the same reference potential are not supplied with voltage.

The inputs of bipolar logic circuits, including devices in the SN74ABT/BCT series that are in subsystems to be changed, are at a high impedance under all conditions and, therefore, no problems should be expected. The totem-pole outputs of most TTL devices are at a low resistance when the supply voltage is switched off, so when reinserting a subsystem, the line concerned is switched to low, which may be incorrect. Three-state outputs of bipolar devices are at a high impedance when the supply voltage is switched off. However, they can go to a low impedance for a short time during switch on or switch off. This could generate an incorrect logic level because at low supply voltages the internal circuit does not operate properly. The result is that during the change of subsystems, short-duration undefined signals that disturb other systems may appear at the corresponding outputs. This problem can be avoided if devices from the SN74ABT/BCT series are used. With these components, the outputs are switched into the inactive high-impedance state if the supply voltage falls below about 3 V .

The problem of changing subsystems with power supplied can be easily solved, particularly when using devices that include a supply-voltage monitor, but CMOS circuits can be used only under these circumstances with certain restrictions. In this case too, the use of a leading GND pin on the connector is essential. The CMOS inputs of devices on the subsystem to be changed should, in every case, be protected at least with series resistors (see Figure 8a), to prevent excessive currents in the clamping diodes of the input protection circuitry. In extreme cases, depending on the layout of pins on the connector, the current for the complete subsystem could, for a short time, flow through one of these diodes. For the outputs of CMOS devices, no practicable protection circuit can be recommended. Also, the use of protective resistors must be considered to limit the current in the clamping diodes at the output. However, this is not possible in most cases because an unacceptable reduction in the output drive capability would result.

## 3 Unused Inputs

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used. Such parts should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. A rule that must be observed under all circumstances is:

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
The logic level that should be applied to any particular unused input depends on the function of the device. As a result of the input circuits of bipolar devices, a high level is established at open-circuited inputs. The voltage at such an input corresponds to the threshold voltage of the input circuit (about 1.4 V or 1.1 V with devices from the SN74LS family). In a test of the function of such a circuit, this order of voltage at the input, in general, indicates that this circuit is open. CMOS inputs are of such high impedance that the smallest change on the open input can generate any undesired logic level. A slight change of the capacitance at the unconnected input, for example, by bringing the hand close to the package, can so change the effective voltage at the input that a high level can change into a low level, or vice versa. Additionally, for the same reasons mentioned, unconnected inputs may react to all kinds of coupled-in interference voltages, and the behavior of the circuit can no longer be predicted.

With gates, another solution is to connect unused inputs to an input of the same gate that is in use. The function of the device is unaffected. This circuit arrangement can be used equally well with AND (NAND) as with OR (NOR) gates (see Figure 9). Here, connecting the inputs together increases the capacitive load on the driver stage and, with bipolar circuits, also increases the dc current drain.


Figure 9. Interconnection of Unused Inputs With AND and OR Gates
In many cases, the simple method shown here cannot be used, especially if the unused inputs are not part of the same gate function. In this case, a defined logic level must be applied to the unused inputs. If a low level is required, the input should be directly connected to GND; if a high level is required, it should be connected with a voltage source corresponding with a high level. In general, this is the positive supply voltage $\mathrm{V}_{\mathrm{CC}}$. Figure 10 shows how, in the previously mentioned cases, a fixed potential should be connected to unused inputs. Note that a high level should be applied to the unused inputs of an AND (NAND) function and a low level to unused inputs of an OR (NOR) function.


Figure 10. Fixed Potential Connected to Unused Inputs
Devices with multiple-emitter inputs (SN74 and SN74S series) are exceptions. Since no voltage greater than 5.5 V should be applied to the inputs (because if exceeded, the base-emitter junction at the inputs breaks down), the inputs of these devices must be connected to the supply voltage $\mathrm{V}_{\mathrm{CC}}$ via series resistor $\mathrm{R}_{\mathrm{S}}$ (see Figure 11). This resistor should be dimensioned such that the current flowing into the gate or gates, which results from overvoltage, does not exceed 1 mA . But, because the high-level input current of the circuits connected to the gate flows through this resistor, the resistor should be dimensioned so that the voltage drop across it still allows the required high level. Equations 1 and 2 are for dimensioning resistor $R_{S}$, and several inputs can be connected to a high level via a single resistor if the following conditions are met:

$$
\begin{align*}
& \mathrm{R}_{\mathrm{S}(\min )}=\frac{\mathrm{V}_{\mathrm{CCP}}-5.5 \mathrm{~V}}{1 \mathrm{~mA}}  \tag{1}\\
& \mathrm{R}_{\mathrm{S}(\max )}=\frac{\mathrm{V}_{\mathrm{CC}(\min )}-2.4 \mathrm{~V}}{\mathrm{n} \times \mathrm{I}_{\mathrm{IH}}} \tag{2}
\end{align*}
$$

Where:

$$
\begin{array}{ll}
\mathrm{n} & =\text { number of inputs connected } \\
\mathrm{I}_{\mathrm{IH}} & =\text { high input current }(\text { typical } 40 \mu \mathrm{~A}) \\
\mathrm{V}_{\mathrm{CC}(\min )} & =\text { minimum supply voltage } \mathrm{V}_{\mathrm{CC}} \\
\mathrm{~V}_{\mathrm{CCP}} & =\text { maximum peak voltage of the supply voltage } \mathrm{V}_{\mathrm{CC}}(\text { about } 7 \mathrm{~V})
\end{array}
$$

If part of a device is unused, the unused-input rules should be applied. If, for example, in an application only one flip-flop from a dual flip-flop type SN74ALS74 is used, all inputs of the unused flip-flop should be connected to a defined logic level, which, in this case, could be either low or high.

NOTE:
Unused outputs of a device should not be left unconnected (open).


Figure 11. Series Resistor Connected to Unused Inputs of Multiple-Emitter Transistors

## 4 Excessive Input Currents

All logic devices have protection circuits at outside connections. These diodes, or similar components, are intended to protect the device against destruction by ESD. In addition, clamping diodes at device inputs limit overvoltage and undervoltage resulting from line reflections and divert the currents that flow, in consequence, to either the negative (GND) or positive ( $\mathrm{V}_{\mathrm{CC}}$ ) supply rails. Currents that flow in these circuit parts can, under certain circumstances, activate so-called parasitic transistors, which results in incorrect operation of the circuit.
Examples of this are the clamping diodes at the inputs of HCMOS devices, which are intended to limit overvoltages resulting from reflections. These diodes are created with a P-doped region in an N -doped substrate which, in turn, is connected to the positive supply voltage (see Figure 12). Between two adjacent diodes and in conjunction with the substrate, a parasitic PNP transistor is effectively created. A part of the current in one of the two clamping diodes is, therefore, not diverted to the $\mathrm{V}_{\mathrm{CC}}$ rail but, instead, flows to an adjacent input. The current gain of this transistor is small (about 0.01 ), so that under normal operating conditions no effect can be expected. If, however, a high positive voltage is applied to the input of a circuit, as in Figure 12, which adapts signal voltages with an amplitude of 24 V to HCMOS circuits, a current flows into the adjacent input, despite the low current gain of the parasitic transistors. The current in the adjacent input may then be sufficient to generate a false input signal. However, destruction or damage to the device (as a result of latch-up) is not likely to occur.


Figure 12. Parasitic Transistors in CMOS Input Stages
Similar effects caused by parasitic transistors also can be observed with bipolar transistors. Figure 13 shows a bipolar input that includes Schottky clamping diodes, realized with an N -doped region covered by a metallic contact. With a small negative input current, the forward voltage of the Schottky diode is about 400 mV , and the current in such an input is diverted, via the diode, to the GND pin of the device. If this current is increased, the forward voltage of the diode increases accordingly, and at a certain amplitude exceeds 700 mV . At this point, the silicon diode (which results from the N -doped region and the P -doped substrate under it, connected to the GND of the device) conducts. Here, also, a parasitic transistor is activated, whereby the whole adjacent N -doped region, comprising the collectors of active transistors, functions as a collector. This collects together a part of the current circulating in the substrate. If the amplitude of the negative current is sufficient, incorrect operation of the circuit can be expected.


Figure 13. Parasitic Transistors in Bipolar Input Circuits
Negative voltage undershoot of considerable amplitude must be expected in practical operation of logic devices. Therefore, the semiconductor manufacturer must take the steps necessary to ensure reliable operation. Guard rings, which are placed in a ring around the circuit in question (see Figure 13), ensure reliable operation. In this example, these guard rings consist of an N -doped region connected to GND potential, which has the effect of an additional collector for the parasitic transistors, collecting the majority of the current circulating in the substrate and diverting it to GND potential. These guard rings are constructed so that a negative input current of $\mathrm{I}_{\mathrm{IN}}=-60 \mathrm{~mA}$ with a duration $\mathrm{t}=100 \mathrm{~ns}$ does not cause an incorrect function of the circuit. These values are again reflected in Figure 14. Here, a TTL device with a signal amplitude of 3 V drives a 10-meter-long coaxial cable with a characteristic impedance of $Z=50 \Omega$, at the end of which the input circuitry (with clamping diode) of the device in question is connected. High-amplitude current pulses, such as those generated by line reflection, are captured with this measuring setup.


Figure 14. Setup for Generating an Undershoot Pulse ( $\mathbf{I}=\mathbf{- 6 0} \mathbf{m A}, \mathbf{t}=\mathbf{1 0 0} \mathbf{n s}$ )
Negative input currents with an amplitude of only a few milliamperes, but with a duration of several microseconds, can cause incorrect operation of the device. Since the transit frequency of the parasitic transistors is only about 1 MHz , the circuit and dimensioning of guard rings are simplified. A certain duration of the undershoot pulse is necessary to switch on the parasitic transistors, and possibly to cause abnormal operation of the circuit.

## 5 Transition Times

Correct operation of the circuit can be ensured only if the rise and fall times of the signal at the input do not exceed certain values. With CMOS devices (SN74HC and 74AC/SN74AC), these values are given in the data sheets. For devices from the SN74HC series, a rise and fall time (transition time) less than 500 ns is specified at $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, while for ACL devices (74AC/SN74AC series), a value of $10 \mathrm{~ns} / \mathrm{V}$ is given. Figure 15 shows this in more detail.


Figure 15. Definition of Signal Amplitude and Pulse Width
The signal amplitude is specified as the difference between the two stable signal levels for high $\left(\mathrm{V}_{\mathrm{H}}\right)$ and low $\left(\mathrm{V}_{\mathrm{L}}\right)$; overshoot and undershoot of the signal are not taken into account. The difference $\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}$ is taken as $100 \%$ of the amplitude. The rise time of the signal is defined as the time taken to rise from $10 \%$ to $90 \%$ of the full amplitude; similarly, the fall time is the time taken to fall from $90 \%$ to $10 \%$ of the amplitude. The pulse width ( $\mathrm{t}_{\mathrm{w}}$ ) of a signal is measured at $50 \%$ of the amplitude. However, these definitions must be used for digital circuits with certain qualifications because, in most cases, the switching threshold $\left(\mathrm{V}_{\mathrm{T}}\right)$ of the input is not $50 \%$ of the amplitude. So, the level needed by the circuit must be considered and, from this, the required signal waveform derived.

The values of voltage that are decisive for the correct operation of the part are the maximum permissible low voltage at the input $\mathrm{V}_{\mathrm{IL}(\max )}$ and the minimum necessary high voltage at the input $\mathrm{V}_{\mathrm{IH}(\min )}$. The following example applies for a device from the SN74HC series:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{IL}(\max )} & =0.9 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{IH}(\min )} & =3.15 \mathrm{~V} \text { at } \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}
\end{aligned}
$$

However, the rise and fall times are specified between $10 \%\left(0.1 \times \mathrm{V}_{\mathrm{CC}}=0.45 \mathrm{~V}\right)$ and $90 \%\left(0.9 \times \mathrm{V}_{\mathrm{CC}}=4.05 \mathrm{~V}\right)$ of the amplitude. The voltage waveform below 0.9 V (low level) and above 3.15 V (high level) has no influence on the function of the device, as long as the absolute maximum ratings are not exceeded. Therefore, it is better to define rise and fall times over the range between $\mathrm{V}_{\mathrm{IL}(\max )}$ and $\mathrm{V}_{\mathrm{IH}(\min )}$, which must be adhered to in order to ensure correct functioning of the device. From the amplitude $(4.5 \mathrm{~V})$ and the rise time specified in the data sheet $\left(\mathrm{t}_{\mathrm{r}}=400 \mathrm{~ns}\right)$, the transition time ( $\mathrm{dt} / \mathrm{dv}$ ) rate can be derived as follows:

$$
\begin{equation*}
\mathrm{dv} / \mathrm{dt}=\frac{400 \mathrm{~ns}}{\left(0.9 \times \mathrm{V}_{\mathrm{CC}}\right)-\left(0.1 \times \mathrm{V}_{\mathrm{CC}}\right)}=\frac{400 \mathrm{~ns}}{3.6 \mathrm{~V}}=110 \mathrm{~ns} / \mathrm{V} \tag{3}
\end{equation*}
$$

The input signal must cross the region between $\mathrm{V}_{\mathrm{IL}(\max )}$ and $\mathrm{V}_{\mathrm{IH}(\mathrm{min})}$ (and vice versa) at the transition rate or faster. This value is comparable to the transition rate given in 74 AC -series data sheets of $\mathrm{dt} / \mathrm{dv}=10 \mathrm{~ns} / \mathrm{V}$. The pulse width $\left(\mathrm{t}_{\mathrm{w}}\right)$ is measured at the actual threshold voltage $\left(\mathrm{V}_{\mathrm{T}}\right)$ of the circuit and with CMOS devices at $50 \%$ of the amplitude. Bipolar and TTL-compatible CMOS devices have a switching threshold that is shifted considerably from the middle of the signal amplitude. This shift must then be taken into account when determining the pulse width. Table 1 shows the necessary minimum transition rise/fall rates for various logic families.

Table 1. Required Minimum Input Rise/Fall Rates for Logic Families

| SERIES | $\mathbf{V}_{\mathbf{C C}}$ <br> $(\mathbf{V})$ | $\mathbf{V}_{\mathbf{I L}(\mathbf{m a x})}^{(\mathbf{V})}$ | $\mathbf{V}_{\mathbf{I H}(\mathbf{m i n})}^{(\mathbf{V})}$ | $\mathbf{V}_{\mathbf{T}}$ <br> $(\mathbf{V})$ | $\mathbf{d t / d v}$ <br> $(\mathbf{n s} / \mathbf{V})$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SN74 | $4.75-5.25$ | 0.8 | 2 | 1.4 | 15 |
| SN74LS | $4.75-5.25$ | 0.8 | 2 | 1.4 | 15 |
| SN74S | $4.75-5.25$ | 0.8 | 2 | 1.4 | 15 |
| SN74ALS | $4.5-5.5$ | 0.8 | 2 | 1.4 | 15 |
| SN74AS | $4.5-5.5$ | 0.8 | 2 | 1.4 | 15 |
| SN74F | $4.5-5.5$ | 0.8 | 2 | 1.4 | 15 |
| SN74HC | 2 | 0.3 | 1.5 | 1.4 | 625 |
|  | 4.6 | 0.9 | 3.15 | 2.25 | 110 |
|  | 6 | 1.2 | 4.2 | 3 | 80 |
| SN74HCT | $4.5-5.5$ | 0.8 | 2 | 1.4 | 125 |
| 74AC | 3 | 0.9 | 2.1 | 1.5 | 10 |
|  | 4.5 | 1.35 | 3.15 | 2.25 | 10 |
|  | 5.5 | 1.65 | 3.85 | 2.75 | 10 |
| 74ACT | $4.5-5.5$ | 0.8 | 2 | 1.4 | 10 |
| SN74BCT | $4.5-5.5$ | 0.8 | 2 | 1.4 | 10 |
| SN74ABT | $4.5-5.5$ | 0.8 | 2 | 1.4 | $5 / 10$ |
| SN74LV | $2.7-3.6$ | 0.8 | 2 | $\approx 1.5$ | 100 |
| SN74LVC | $2.7-3.6$ | 0.8 | 2 | $\approx 1.5$ | $5 / 10$ |
| SN74LVT | $3.0-3.6$ | 0.8 | 2 | 1.4 | 10 |

The values for the transition rise/fall rates ( $\mathrm{dt} / \mathrm{dv}$ ) are understood to be a level that ensures the function of individual components if the circuit is controlled with these rates. This does not necessarily mean that the device operates correctly under all circumstances in a large system. Figure 16 shows this in more detail. It shows two D-type flip-flops connected as a two-stage shift register. The first flip-flop is the TTL-compatible device 74ACT11074 (input threshold voltage $=1.5 \mathrm{~V}$ ), but the second flip-flop (74AC11074) has CMOS-compatible inputs with an input threshold voltage of $0.5 \times \mathrm{V}_{\mathrm{CC}}$.


Figure 16. Two-Stage Shift Register
According to Table 1, devices from the 74ACT series must be controlled with a transition rate of at least $10 \mathrm{~ns} / \mathrm{V}$, if the function of individual parts is to be ensured. If, however, the behavior with time of the circuit is analyzed, it is found that the shift register does not behave as required (see Figure 17). When the clock signal reaches 1.5 V (having the required transition rate of $10 \mathrm{~ns} / \mathrm{V}$ ), the first flip-flop switches. The output typically reacts about 5 ns later. Only after another 5 ns does the voltage of the clock signal reach a value of 2.5 V , so that the second flip-flop switches. As a result of this late triggering, it accepts incorrect information: namely, the state that the first flip-flop has reached after the switching clock edge, and not the state that the flip-flop had before the clock edge.


Figure 17. Incorrect Operation of a Shift Register
Under typical operating conditions, the circuitry would, however, operate correctly. The output signals of advanced CMOS devices have a rise time $<5 \mathrm{~ns}$ (typical 2 ns ). At the clock signal, a voltage change of 1.5 V to 2.5 V takes place in about 1.25 ns . A 74ACT11074 flip-flop has a minimum delay time of 1.5 ns , and under these circumstances correct functioning of the circuit is ensured.

Similarly, problems need not be expected when using devices from other families under similar conditions, as long as the signals have nominal rise and fall times. Under extreme conditions (for example, with unfavorable line routing), the switching times can be so lengthened that faults of the kind just described may occur.

## 6 Propagation Delay Times

### 6.1 Propagation Delay Times With Several Outputs Switching Simultaneously

The propagation delay times of circuits given in data sheets apply when only one output switches at a time. The reason for this is that the production equipment used to test circuits can test only one transmission channel at a time. If several outputs switch simultaneously, the propagation delay times given in data sheets can be used only with reservations. The reason for this is that the package inductances ( $\mathrm{L}_{P}$ ) of the supply-voltage lines, as well the output lines (see Figure 18), have a significant influence on the circuits and, thus, on the delay times. These inductances have the effect that the current in the power supply lines, and consequently in the output of the device, has a limited rate of rise. For this reason, when several outputs switch simultaneously, only a limited output current is available.


Figure 18. Inductances in the Lines Supplying a Package

Figure 19 shows the influence on the delay time of the number of outputs that are switched simultaneously. When packages having two supply-voltage pins ( $\mathrm{V}_{\mathrm{CC}}$ and GND) are used, as is the case with the majority of digital logic devices, an increase of the delay time of 150 ps to 200 ps for each additional output that is simultaneously switched must be expected. With an octal bus driver, such as an SN74xx240, the delay time is increased by 1 ns to 1.4 ns when all eight outputs switch simultaneously. In those cases where there are several supply-voltage pins, such as the advanced CMOS devices in the 74ACT series from Texas Instruments (TI), the result influences speed of the circuit. As shown in Figure 19, the loss of speed of the components is halved when several outputs switch simultaneously.


Figure 19. Increase of the Delay Time When Several Outputs Are Switched Simultaneously
With bus drivers and also VLSI circuits that have more than eight outputs that switch simultaneously, an appropriate number of additional supply-voltage pins are provided. A good example is given by the Widebus ${ }^{\mathrm{TM}}$ circuits from TI, which are bus drivers with 16,18 , or 20 outputs. To keep the loss of speed (because of so many outputs) within limits, about $25 \%$ of all pins of these devices are reserved for the provision of supply voltage. Figure 20 shows the increase of the delay time of a 74AC16240 as a function of the number of outputs that are switched simultaneously.


Figure 20. Increase of the Propagation Delay Time With a Widebus ${ }^{\text {TM }}$ Circuit (74AC16240)

### 6.2 Propagation Delay Times With Negative Undershooting at the Outputs

With bipolar circuits, negative voltages caused by undershooting can influence the function of the device. Figure 21 shows this effect. This circuit represents the output stage of a bus driver, which should be in an inactive and high-impedance state. Active bus driver U1 switches the line between the two devices from a high to a low level. As a result of an inadequate termination of the line, there is a negative undershoot on the line, which causes a current $\left(\mathrm{I}_{\mathrm{X}}\right)$ to flow in the internal circuit of the output stage. This current flows via the collector-base diode of transistor Q5 and Schottky diode D1, in parallel with it and via transistor Q1 to the base node of transistor Q2. Now this node is clamped to a low level. If this output stage should again be switched to the active state (output enable switches from low to high), the output does not follow until the capacitance of the bus line is charged through resistor R to the extent that the collector base diode of transistor Q 5 is turned off again, which takes, typically, 5 ns to 10 ns . Apparently, the delay time to again switch on the output stage is increased by approximately this amount.


Figure 21. Currents in the Output Stage of a Bus Driver With Negative Undershoot

To prevent this delay, a clamping circuit (D2, D3, and Q4 in Figure 21) is integrated into modern bus drivers. This ensures that, should the output voltage go below -0.3 V , transistor Q 3 switches on the output stage and the current $\mathrm{I}_{\mathrm{X}}$ is diverted to the positive supply-voltage rail $\mathrm{V}_{\mathrm{CC}}$. With ABT devices, clamping is unnecessary and a different circuit that can be more effective is used.

### 6.3 Propagation Delay Times With Large Capacitive Loads

In digital logic device data sheets, propagation delay times are specified with a capacitive load of 50 pF ( 15 pF on older logic families). This value represents the capacitive load of the test circuit on the output of the device being tested. This value is also the capacitive load when the output drives five inputs of other circuits and this assumes that the length of the connecting lines is only a few centimeters, as is typically the case on printed circuit boards (PCBs). With such short lines, the first assumption is that the line itself behaves like a capacitor, which additionally loads the output and influences the propagation delay time accordingly. However, with long lines, this assumption leads to errors, because the signal delay is actually determined by the propagation speed of the electrical wavefront along the line. In fact, the propagation delay time of the device is determined by the loading of the output, that is, by the characteristic impedance of the line to which it is connected, not by its length or capacitance. When driving a line terminated at its end with a resistance of $100 \Omega$, and lengths of 0 (resistor connected directly to the output), 1 m , and 11 m (see Figure 22), an SN74LS00 device has the output waveforms shown in Figure 23. The three resulting output signals are shown staggered, and are practically identical, i.e., the propagation delay time of the device is not influenced. The length of the line and the resulting signal propagation time ( $5 \mathrm{~ns} / \mathrm{m}$ ) influence the delay time of the system. The propagation time of the wave along an 11-m transmission line is 55 ns . Add the propagation delay time of the SN74LS00 of about 10 ns for a total delay of 65 ns .


Figure 22. Measurement Setup


Figure 23. Waveforms for Various Line Lengths

If the capacitive load connected to the output of a device is represented as a single capacitor, the resulting propagation delay time can be calculated. A purely capacitive load can be assumed if the output of the device controls a MOS power transistor with a relatively large input capacitance. To a first approximation, this assumption is correct if an output drives adjacent inputs over a line length of only a few centimeters. The propagation delay times given in data sheets consider the following:

- Propagation delay time through the internal circuitry of the device
- Delay resulting from the switching time of the output stage
- Time needed to charge and discharge the capacitance of the load (typically 50 pF )

The first two considerations are independent of the load that is connected. The last consideration must account for the actual load, of which a load capacitance of $\mathrm{C} 1=50 \mathrm{pF}(15 \mathrm{pF})$ is already given in data sheets. The time taken to charge the additional capacitance is determined by the current that the device is able to deliver. For the high level, this value can be deduced indirectly from the data sheet. Figure 24 shows the relevant part of the circuit of a bipolar output stage and the resulting output characteristics.



Figure 24. Bipolar Output Stage With Output Characteristics at a High Level
The short-circuit current of the output, when at a high level, is determined by the resistance (R1) and the saturation voltage of Darlington transistors Q1 and Q2 with collector-path resistance. Using the following equation, the internal resistance $\left(\mathrm{R}_{\mathrm{O}}\right)$ of a circuit can be determined from the open-circuit output voltage (typically 3.5 V ) and from the short-circuit current ( $\mathrm{I}_{\mathrm{OS}}$ ) given in the data sheet:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{O}}=\frac{3.5 \mathrm{~V}}{\mathrm{I}_{\mathrm{OS}}} \tag{4}
\end{equation*}
$$

With circuits that use MOS transistors in their output stages (SN74HC and 74AC/SN74AC), the output current is determined by the size of the transistors and the potential difference between gate and source. Since there is no linear relationship between this voltage and the output current, only an approximate indication of the output resistance can be made.

Table 2 shows $\mathrm{I}_{\mathrm{OS}}$ and $\mathrm{R}_{\mathrm{O}}$ for the most important device types.

Table 2. Short-Circuit Current and Internal Resistance of Logic Families

| TYPE | SHORT-CIRCUIT <br> CURRENT <br> IOS (mA) | INTERNAL <br> RESISTANCE <br> RO ( $\Omega$ ) |
| :--- | :---: | :---: |
| SN7400 | 35 | 50 |
| SN7440 | 45 | 75 |
| SN74LS00 | 35 | 100 |
| SN74LS40 | 65 | 53 |
| SN74LS240 | 70 | 50 |
| SN74S00 | 65 | 53 |
| SN74S40 | 140 | 25 |
| SN74S240 | 60 | 58 |
| SN74ALS00 | 50 | 70 |
| SN74ALS40 | 60 | 58 |
| SN74ALS240 | 100 | 35 |
| SN74ALS1000 | 120 | 29 |
| SN74AS00 | 100 | 35 |
| SN74AS240 | 140 | 24 |
| SN74AS1000 | 160 | 21 |
| SN74F00 | 85 | 41 |
| SN74F40 | 140 | 25 |
| SN74F240 | 140 | 25 |
| SN74BCT240 | 140 | 25 |
| SN74BCT25240 | 700 | 5 |
| SN74ABT240 | 120 | 29 |
| SN74HCT00 | 60 | $40-120$ |
| SN74HCT240 | 80 | $30-100$ |
| $74 A C T 11000$ | 220 | $4-25$ |
| $74 A C T 11240$ | 220 | $4-25$ |
| SN74LV00 | 35 | $35-100$ |
| SN74LV240 | 55 | $25-80$ |
| SN74LVC00 | 85 | $16-40$ |
| SN74LVC240 | 85 | $16-40$ |
| SN74LVT240 | 400 | 8 |
|  |  |  |

The typical output voltage of a bipolar device at a low level is about $\mathrm{V}_{\mathrm{OL}}=0.3 \mathrm{~V}$. The increase of the delay time resulting from the capacitive load $\left(\mathrm{C}_{\mathrm{L}}\right)$ is determined by the time until the external load capacitance has been charged by an external voltage source from $\mathrm{V}_{\mathrm{OL}}$ to the threshold voltage of the circuit, typically $\mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V}$. The external voltage source is described by an internal voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$ and an internal resistance $\left(\mathrm{R}_{\mathrm{O}}\right)$. In this way, the delay time $\left(\mathrm{t}_{\mathrm{d}}\right)$ resulting from the load capacitance can be calculated from the following equation:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{d}}=\ln \frac{\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{~V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{S}}} \times \mathrm{R}_{\mathrm{O}} \times \mathrm{C}_{\mathrm{L}}=\ln \frac{5.5 \mathrm{~V}-0.3 \mathrm{~V}}{3.5 \mathrm{~V}-1.5 \mathrm{~V}} \times \mathrm{R}_{\mathrm{O}} \times \mathrm{C}_{\mathrm{L}}=0.5 \times \mathrm{R}_{\mathrm{O}} \times \mathrm{C}_{\mathrm{L}} \tag{5}
\end{equation*}
$$

Figure 25 shows the waveform of the positive edge at the output of a gate (SN74LS00) with various values of capacitive loads $\left(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, 56 \mathrm{pF}\right.$, and 616 pF$)$. As expected, the rise time at the output and the resulting increase of the propagation delay time are determined by the time constant $\mathrm{R}_{\mathrm{O}} \times \mathrm{C}_{\mathrm{L}}$.


Figure 25. Waveform at SN74LS00 Output ( $C_{L}=10 \mathrm{pF}$, 56 pF , and 616 pF )
The values for the low level of a bipolar device cannot be taken directly from data sheets. Transistor Q3 in Figure 24 is responsible for the output current $\mathrm{I}_{\mathrm{OL}}$. As with all semiconductor components, this parameter is nonlinear, and is influenced by the distribution of components in the circuit on such parameters as current gain, conductance, and resistance values. For this reason, only a rough calculation of the actual output current at low level is possible. As a first approximation, the internal resistance of the circuit at low level is lower than at high level. It follows that, in the worst case, the increase of the delay time of the negative edge is always smaller than that of the positive edge (see equation 5). The precise value must be determined in individual cases by measurement.

### 6.4 Input and Output Capacitances of Digital Devices

All digital devices capacitively load the outputs of the circuits driving them. The input and output capacitances are given in Table 3. These are typical average values for the logic families shown. Different circuit configurations are used within a family, depending on the function and application. Therefore, wide variations from the values given in data sheets can occur with individual devices. In specific cases for new families, the values given in data sheets should be taken as a basis. If this data is not available, for example with older families, the user must make appropriate measurements if more precise values are needed.

The capacitances given in Table 3 are measured at the following voltages:

- Bipolar devices: $\mathrm{V}=2.5 \mathrm{~V}$
- CMOS devices: $\mathrm{V}=0 \mathrm{~V}$ and $\mathrm{V}=2.5 \mathrm{~V}$

Table 3. Capacitances of Digital Devices

| FAMILY | INPUT <br> CAPACITANCE <br> (pF) | OUTPUT CAPACITANCE <br> (pF) |  |
| :--- | :---: | :---: | :---: |
|  |  | BUS <br> DRIVER |  |
| SN74 | 3 | 5 | - |
| SN74LS | 3.5 | 3.5 | 5 |
| SN74S | 3.5 | 3.5 | 9 |
| SN74ALS | 2 | 4 | 5 |
| SN74AS | 4 | - | 10 |
| SN74F | 5 | 5 | 9 |
| SN74HC | 3 | 3 | 9 |
| 74AC/SN74AC | 4 | - | 10 |
| SN74BCT | 6 | - | 12 |
| SN74ABT | 4 | - | 8 |
| SN74LV | 3 | - | 8 |
| SN74LVC | 4 | - | 8 |
| SN74LVT | 4 | - | 8 |

† Open-collector output of gates and other devices with low drive capability (e.g., SN74xx03). Open-collector outputs of bus drivers have the same output capacitance as totem-pole (3-state) outputs.

## 7 Bus Contention

If several bus drivers with 3-state outputs are connected to a single bus, it often cannot be ensured that during the time when switching from one bus driver to another, both are not simultaneously active for a short time. For this short time, a short circuit of the outputs exists, resulting in an overload of the circuit. This situation is known as bus contention.


Figure 26. Determining the Short-Circuit Current With Bus Contention
The currents that result from bus contention can be calculated by means of the output characteristics of the devices (see Table 2). As shown in Figure 26, the short-circuit current ( $\mathrm{I}_{\mathrm{OS}}$ ) is limited by the high-output current of the devices involved in bus contention. With bus drivers having an output current of $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA}$ (SN74AS, SN74F, SN74BCT, SN74ABT, or SN74LVT), a current $\mathrm{I}_{\mathrm{OS}}=120 \mathrm{~mA}$ flows in such a case. The power dissipation ( $\mathrm{P}_{\text {conl }}$ ) of the output supplying the low level, as shown below, can be ignored.

$$
\begin{equation*}
\mathrm{P}_{\text {conl }}=\mathrm{V}_{\mathrm{OL}} \times \mathrm{I}_{\mathrm{OS}}=0.5 \mathrm{~V} \times 120 \mathrm{~mA}=60 \mathrm{~mW} \tag{6}
\end{equation*}
$$

Even if all eight outputs of a bus driver are involved in bus contention, the total power dissipation is less than 500 mW . However, the situation is different at the outputs supplying the high level. In this case, the short-circuit power dissipation ( $\mathrm{P}_{\text {conh }}$ ) of each output is as follows:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{conh}}=\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OL}}\right) \times \mathrm{I}_{\mathrm{OS}}=4.5 \mathrm{~V} \times 120 \mathrm{~mA}=0.54 \mathrm{~W} \tag{7}
\end{equation*}
$$

If all eight outputs of a bus driver are involved in this bus contention, the total power dissipation is about 5 W . With Widebus circuits, it is 10 W and more.

To analyze the situation inside a device under these extreme conditions, one has to know that the heat caused by this power dissipation is not immediately spread over the total chip. Rather, one has to consider a certain propagation speed of the heat, which is about $1 \mu \mathrm{~m} / \mu \mathrm{s}$. This means that during bus contention with a duration of only a few nanoseconds, the heat is not distributed over all the chip. In the first moment, the affected component inside the device (the transistor or resistor) heats up. The resulting increase in temperature can be calculated by knowing the volume of the component in question and the thermal capacitance of silicon. By using the output stage of an ABT device (see Figure 27), this is shown in detail. Also, all voltages are shown in this circuit diagram that apply when the output, which should provide a high level, is forced to 0.5 V externally.


Figure 27. ABT Output-Stage Circuit Diagram
Table 4 shows the conditions in this output stage during bus contention. When calculating the volume of the single components, only that volume was considered that is related to the function of the component. For example, a transistor's total area was taken into account, but only the junction width, where the heat is dissipated, was considered as the component's height.

Table 4. Output-Stage Conditions During Bus Contention

|  | VOLTAGE <br> $\mathbf{V}(\mathbf{V})$ | CURRENT <br> $\mathbf{I}(\mathbf{m A})$ | POWER <br> DISSIPATION <br> $\mathbf{P}(\mathbf{W})$ | VOLUME <br> $\mathbf{V}\left(\mu \mathrm{m}^{3}\right)$ | POWER <br> DISSIPATION/ <br> VOLUME <br> $\left(\mathbf{W} / \mu \mathrm{m}^{3}\right)$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| D1 | 1.01 | 142 | 0.156 | 3200 | $46 \times 10^{-6}$ |
| R1 | 2.14 | 142 | 0.304 | 3840 | $79 \times 10^{-6}$ |
| Q2 | 1.35 | 142 | 0.192 | 495 | $38 \times 10^{-3}$ |

According to this analysis, the highest power dissipation per volume unit is found in transistor Q2. This is because the junction width of only $0.5 \mu \mathrm{~m}$ was considered as the height of this component. Using equation 8 , calculate the temperature increase $(\Delta \vartheta)$ :

$$
\begin{equation*}
\Delta \vartheta=\frac{\mathrm{P} \times \mathrm{t}}{\mathrm{~V} \times \mathrm{c}_{\mathrm{P}}} \tag{8}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{c}_{\mathrm{P}}=\text { heat capacitance of silicon }=1.631 \times 10^{-3} \mathrm{Ws} / \mathrm{Kmm}^{3} \\
& \mathrm{P}=\text { power dissipation } \\
& \mathrm{t}=\text { time } \\
& \mathrm{V}=\text { volume }
\end{aligned}
$$

Considering a propagation speed of the heat of $1 \mu \mathrm{~m} / \mu \mathrm{s}$ and a junction width of $0.5 \mu \mathrm{~m}$, one can assume that during the first 500 ns of bus contention the heat is not distributed over the chip, but stays in the transistor junction. Under this condition, $\Delta \vartheta$ is calculated as follows:

$$
\begin{equation*}
\Delta \vartheta=\frac{0.192 \mathrm{~W} \times 500 \mathrm{~ns}}{495 \mu \mathrm{~m}^{3} \times 1.631 \times 10^{-3} \frac{\mathrm{~W} \times \mathrm{s}}{\mathrm{~K} \times \mathrm{mm}^{3}}}=119 \mathrm{~K} \tag{9}
\end{equation*}
$$

Short bus contention, with a duration of a few, or of a few tens of nanoseconds, causes a temperature increase of the component in question of about $10^{\circ} \mathrm{C}$. Therefore, a degradation of the reliability of the component is unlikely. Furthermore, in well-designed systems, the period of bus contention is high compared to the duration of a single instance of bus contention (period:duration > 10:1). Conservatively, the mean chip temperature should be calculated to ensure that this temperature does not increase beyond $150^{\circ} \mathrm{C}$. Beyond this temperature, the thermal expansion coefficient of the plastic material of the package becomes different from the expansion coefficient of silicon. This fact is likely to lead to a mechanical stress at high temperatures, which can result in failure of the bond wire.

The total power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of a bus driver is calculated by the following equation:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{O}}+\left(\mathrm{P}_{\mathrm{S}} \times \mathrm{t}_{\mathrm{s}}+\mathrm{P}_{\mathrm{C}} \times 2 \tau+\mathrm{P}_{\text {con }} \times \mathrm{t}_{\mathrm{con}}\right) \times \mathrm{f} \times \mathrm{n} \tag{10}
\end{equation*}
$$

Where:

$$
\begin{array}{ll}
\mathrm{f} & =\text { frequency } \\
\mathrm{n} & =\text { number of outputs at which bus contention occurs } \\
\mathrm{P}_{\text {con }}=\text { power dissipation during bus contention } \\
\mathrm{P}_{\mathrm{C}} & =\text { power dissipation when discharging the bus capacitance } \\
\mathrm{P}_{\mathrm{O}} & =\text { quiescent power dissipation } \\
\mathrm{P}_{\mathrm{S}} & =\text { power dissipation resulting from current spikes when output switches } \\
\mathrm{t}_{\mathrm{con}} & =\text { duration of bus contention } \\
{ }^{\mathrm{S}} & =\text { duration of current spike } \\
\tau & =\text { signal propagation time on the bus }
\end{array}
$$

The power dissipation of a bus driver is calculated in a practical example in accordance with the following assumptions:

- Circuit: SN74F245
- $\mathrm{P}_{\mathrm{O}}=0.45 \mathrm{~W}$ (from data sheet)
- $\mathrm{P}_{\mathrm{S}}=5 \mathrm{~V} \times 30 \mathrm{~mA}=0.15 \mathrm{~mW}$ with $\mathrm{t}_{\mathrm{S}}=5 \mathrm{~ns}$ (measured)

To calculate the power dissipation $\left(\mathrm{P}_{\mathrm{C}}\right)$ that occurs when charging the capacitance of the bus line, the voltage waveform at the output with the given load (the line impedance) must be known. The easiest way to determine this is to use the Bergeron diagram. With a line impedance of $30 \Omega$, a stable state is reached after double the time of the signal propagation with a positive edge. That is, for this time, a current is supplied into the line from the driver circuit. The amplitude of the preceding waveform and the output voltage of the circuit is about $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$. The power dissipation during this time and under these load conditions is calculated as follows:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{C}}=\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{O}}\right) \times \frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{Z}_{\mathrm{O}}}=(5 \mathrm{~V}-2 \mathrm{~V}) \times \frac{2 \mathrm{~V}}{30 \Omega}=0.2 \mathrm{~W} \tag{11}
\end{equation*}
$$

The signal propagation time on a backplane in a 19-inch rack (wire length about 40 cm ) is $\tau=10 \mathrm{~ns}$.
Further, assuming a bus cycle time of $100 \mathrm{~ns}(\mathrm{f}=10 \mathrm{MHz})$, a bus-contention duration of 10 ns , and that all eight outputs of the device are involved, the resulting total power dissipation is calculated as follows:

$$
\begin{align*}
\mathrm{P}_{\mathrm{T}} & =0.45 \mathrm{~W}+(0.15 \mathrm{~W} \times 5 \mathrm{~ns}+0.2 \mathrm{~W} \times 2 \times 10 \mathrm{~ns}+0.53 \mathrm{~W} \times 10 \mathrm{~ns}) \times 10 \mathrm{MHz} \times 8  \tag{12}\\
& =0.45 \mathrm{~W}+(0.75 \mathrm{nW} / \mathrm{s}+4 \mathrm{nW} / \mathrm{s}+5.3 \mathrm{nW} / \mathrm{s}) \times 10 \mathrm{MHz} \times 8 \\
& =1.29 \mathrm{~W}
\end{align*}
$$

This power dissipation results in a rise of the temperature of the chip, which, in turn, influences the reliability of the device. The chip temperature can be calculated as follows:

$$
\begin{equation*}
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}_{\mathrm{T}} \times \mathrm{R}_{\Theta \mathrm{JA}} \tag{13}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{R}_{\Theta \mathrm{JA}}=\text { thermal resistance of package } \\
& \mathrm{T}_{\mathrm{A}}=\text { ambient temperature } \\
& \mathrm{T}_{\mathrm{J}}=\text { chip temperature }
\end{aligned}
$$

Table 5 shows the typical thermal resistance of the packages, which are mostly used for digital devices. These must be considered as typical values, because a number of factors determine the actual value, including chip size, lead-frame material, composition of the plastic, ambient air flow, and thermal properties of the circuit board. The values given apply if the device is soldered onto a PCB.

Table 5. Thermal Resistance of Plastic Packages in Still Air

| NO. OF <br> PINS | THERMAL RESISTANCE <br> ( ${ }^{\circ}$ C/W) |  |
| :---: | :---: | :---: |
|  | DL <br> PACKAGE | SO <br> PACKAGE |
| 14 | 86 | 117 |
| 16 | 80 | 110 |
| 20 | 78 | 95 |
| 24 | 73 | 85 |

According to Table 5, the thermal resistance of a 20-pin DL package is $\mathrm{R}_{\Theta J A}=78^{\circ} \mathrm{C} / \mathrm{W}$. This means that, in equation 8 , the chip temperature would be about $100^{\circ} \mathrm{C}$ above the ambient temperature. The chip temperature must not be allowed to exceed $150^{\circ} \mathrm{C}$, because the reliability would be reduced significantly. Therefore, the maximum permissible ambient temperature is, in this case, $150^{\circ} \mathrm{C}-100^{\circ} \mathrm{C}=50^{\circ} \mathrm{C}$.

In cases in which bus contention can occur, which is in most bus applications, power dissipation is of particular importance. There is usually nothing that can be done about dynamic conditions (the frequency of operation) without adversely affecting the performance of the system. Also, the overlap of operating states cannot always be prevented if worst-case conditions are taken into account. However, bus contention of a duration of a few, or of a few tens of nanoseconds should not be a problem. The choice of the most suitable components allows control of the quiescent power dissipation. With fast bipolar logic families (SN74S, SN74AS, and SN74F), the permissible total power dissipation might be exceeded because of their high quiescent power dissipation. Better, in this respect, are the SN74LS and SN74ALS series because, with their lower quiescent-current requirements, bus contention does not result in overdissipation in most cases. Even better are devices from the BiCMOS series and all CMOS devices, although in CMOS parts, a part of the advantage of their low quiescent current is lost by their higher dynamic power dissipation.

One critical application area is bus contention during the power-on phase of a system. This bus contention occurs because, during the power-on phase (system reset), the supervising circuit does not provide defined control signals even though the rest of the system may already be functional. Therefore, there is a high probability that various bus drivers might be accidentally activated at the same time. This, again, results in bus contention that can last several 100 ms (duration of the power-on phase or reset time). Because the thermal time constant of a device is about 1 ms to 5 ms , after this time expect the final temperature in the device to be determined by momentary power dissipation. If a total power dissipation of 5 W in an 8-bit device during this bus contention is assumed, a theoretical $500^{\circ} \mathrm{C}$ overtemperature of the chip must be considered. With Widebus circuits, the theoretical overtemperature is $1000^{\circ} \mathrm{C}$. Mostly, these devices are immediately destroyed during these kinds of bus contention. Even if no defect is detected after such bus contention, a dramatic degradation of the device is likely, which leads to a final destruction of the component some time later.

An adequate design of the control logic prevents bus contention during the power-on phase of a system. Preventing bus contention is not easy because no defined supply voltage can be expected during the power-on phase. Therefore, no defined operation of the logic circuits can be expected. The supply-voltage range below 3 V usually is not critical. Many advanced bus drivers contain a supply-voltage monitor that disables the outputs (3-state) as long as the supply voltage is lower than about 3 V. Furthermore, below this voltage, an overload of the devices is unlikely, because under this condition, the drive capability is very limited. Above a supply voltage of 3 V , additional measures are necessary. One method is to connect a pullup resistor between the enable inputs of the bus-interface circuits and the positive supply rail. This may ensure a high level as long as the preceding control logic does not provide a defined logic level, but is not helpful if the control logic delivers a wrong logic level. A reliable solution is to disable all bus-interface circuits in question during the critical time with additional control logic (see Figure 28). In this circuit, a supply-voltage monitor (TLC7705) provides a signal that disables all bus drivers during the critical time period and may reset the main processor, which then resets the control logic of the system. For this kind of application, bus-interface circuits that provide two enable inputs, like the SN74ABT541, are advantageous. One control input controls the normal operation via the system-control logic. The other input is connected to the monitor device to disable the bus logic when an undefined system condition (e.g., during power on) is expected. If no second enable input is available, such as in an SN74ABT245, another gate is required to perform the additional disable function.


Figure 28. Bus Supervision During Power On


#### Abstract

CAUTION: Since considerably higher currents flow on signal lines during bus contention than with normal operation, the noise margin in the system is reduced accordingly. This can result in faulty operation and care should be taken to avoid bus contention.


## 8 Backdriving

The testing of highly complex electronic systems must ensure that the system or subsystem operates faultlessly. For this purpose, it is advantageous to install at the system level diagnostic programs that are able to recognize and localize faults. Certain limitations are unavoidable with self-testing because a defective system may no longer be able to seek and localize faults. This method usually breaks down completely when individual component groups are being tested because fault diagnosis on their own is generally too limited. In such cases, additional test equipment that stimulates the component group with special test signals, test samples, or patterns, and analyzes the results is necessary.

If all relevant circuit segments in the component group can be addressed via a defined interface, e.g., built-in testability (BIT), testing can be performed without additional test circuits and adapters. Test bus IEEE Std 1149.1 (JTAG), with an appropriate device interface, allows testing of all circuits, the connections between them, and the complete subsystem.
If this option is not available, appropriate signals can be injected into the circuit from outside to achieve the required circuit stimulation. For this, the inputs to the circuits to be tested must be supplied with the necessary voltages (e.g., logic low or high) via nail-bed adapters and the reaction at the outputs of these circuits is monitored. In this way, the functions of complex systems can be tested step by step and the most common faults recognized, such as:

- Solder bridges and broken metallization
- Incorrect, faulty, damaged, or missing devices
- Functional disturbances and signal-processing faults

Because only a few single devices are accessed at a time, only the special, appropriate functions (e.g., the truth table of a gate) need to be known, not the function of the complete device group. In this way, standard test program libraries can be used to put together the complete test program. With this method, large systems also can be tested step by step without using excessively complex test procedures.
The stimulation of the circuit to be tested might present a problem. For example, the inputs of gate G3 (see Figure 29) must be switched to a particular potential. These same inputs are already controlled by other devices (G1 and G2), which supply their own signals to the gates to be tested. The test equipment must be able to force another voltage on to the same node as is supplied by the existing circuit. The expression commonly used here is backdriving or node forcing. The output of a device is forced from outside into a state not corresponding to its normal control-logic state.


Figure 29. Feeding Test Signals Into a Node Test Point
The test equipment must have substantial drive capability to force the device into another logic state. Table 2 gives the short-circuit current at high level of the most important logic families. The situation in which the test equipment must force an output to low level is not the most demanding requirement. Currents of up to several-hundred milliamperes must be provided to force from outside an output that is supplying a low level into a high-level state.
Serious interference arises when the high currents are switched on or off and line reflections occur on the lines connecting the test equipment and the circuit being tested. All these effects can result in a real or apparent malfunction of the circuit being tested. This test method is of limited use when the precise timing of fast circuits must be assessed.

When injecting the test-signal current into the outputs, which then must be forced into an inverted state, the devices usually are driven far outside their maximum permissible ratings. This can damage or destroy the devices. At the very least, their reliability and, therefore, their operating life, is adversely affected. In recent years, the drive capability (maximum output currents) of devices has been steadily increased in the interest of improved technical performance. Modern bus-driver currents of 500 mA and more are needed to force the outputs of devices to particular logic levels (see Figure 30). The high current densities in the internal connections of devices can cause a drift of metallic ions, or so-called electromigration. This effect begins at current densities of $3 \times 10^{5}$ to $10^{6} \mathrm{~A} / \mathrm{cm}^{2}$. Metallic ions are released from the grain boundaries and then drift in the inverse direction of current flow (in the direction of the electron flow). If the excessive current density lasts long enough, the interconnections are eroded.


Figure 30. Low-Logic-Level Output Characteristics of SN74AS645

When backdriving, the most important effect is the extreme rise in temperature that occurs in the chip during the test. The heat that results must be conducted away via the package. The equivalent circuit of Figure 31 shows the thermal relationships in the package.


Figure 31. Thermal Resistances in a Device
The thermal source ( P ) first fills up the thermal capacitance of the semiconductor junction. The heat spreads, via $\mathrm{R}_{\vartheta \mathrm{JJ}}$, in the complete substrate (chip) of the device. From there, the heat flows, via the resistance ( $\mathrm{R}_{\vartheta S \mathrm{SP}}$ ), into the package and then, via the resistance $\left(\mathrm{R}_{\vartheta \mathrm{PA}}\right)$, to the ambient environment. Only the sum of the thermal resistances $\mathrm{R}_{\vartheta J U}=\mathrm{R}_{\vartheta \mathrm{JS}}+\mathrm{R}_{\vartheta \mathrm{SP}}+\mathrm{R}_{\vartheta \mathrm{PA}}$ (thermal-resistance junction ambient) is given in data books (see Table 5). This resistance is not helpful for the problem under consideration but it can be used to calculate the temperature in a stable state. Rapid temperature increases, such as result from backdriving, cannot be calculated from the sum of thermal resistances. The thermal capacitance and thermal conductivity of the chip can be calculated, but it is better to determine the thermal behavior through measurements (see Figure 32).


Figure 32. Device Thermal Behavior
Figure 32 shows that, with an SN74AS645, a temperature rise in the chip of $100^{\circ} \mathrm{C}$ must be expected after 2 ms . After 10 ms , temperatures are attained that are not permissible in plastic packages. CMOS and BiCMOS circuits have a very low power dissipation and do not behave better in this particular case. With these modern components, expect at least the same driving capability. The short-circuit current at the output of an ACL logic device is $>250 \mathrm{~mA}$. It is ultimately these currents that are responsible for the high power dissipation during backdriving.

The following rules always should be observed when using the test methods discussed:

- Backdriving should be used only when the state required at the node point in question can be reached in no other way.
- The maximum permissible power dissipation of a device should not, under any circumstances, be exceeded.
- Outputs that are at a low-level state, as a result of their logic functions, can be raised to a level of $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ for a short period by backdriving. The energy, which as a result of this backdriving is injected into the device ( $\mathrm{V}_{\mathrm{O}} \times \mathrm{I}_{\mathrm{OL}} \times \mathrm{t}_{\mathrm{pd}}$ ), must not exceed $25 \mathrm{~mW} / \mathrm{s}$. The current that results in an output should not exceed a value of $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$. The pulse duration must not exceed $\mathrm{t}_{\mathrm{d}}=100 \mathrm{~ms}$. To keep the thermal stress within acceptable limits, the duty cycle of the pulses (duration of the pulse $\div$ duration of the period) should be less than $1: 10$.
- Outputs that are in a high-level state as a result of their logic functions can be lowered to a level of 0 V for a short time by means of backdriving. One output of a device can be short circuited to ground, in such a case, for maximum $\mathrm{t}_{\mathrm{d}}=100 \mathrm{~ms}$. The product of the output current, the supply voltage, and the pulse duration $\left(\mathrm{I}_{\mathrm{OH}} \times \mathrm{V}_{\mathrm{CC}} \times \mathrm{t}_{\mathrm{pd}}\right)$ must not exceed $25 \mathrm{~mW} / \mathrm{s}$. If n outputs are simultaneously short circuited to ground, limit the total energy injected into the device under test $\left(\mathrm{I}_{\mathrm{OH}} \times \mathrm{V}_{\mathrm{CC}} \times \mathrm{t}_{\mathrm{pd}}\right)$ to $25 \mathrm{~mW} / \mathrm{s}$. To keep the thermal stress within reasonable limits, the duty cycle of the short circuit (short-circuit duration $\div$ repetition time) should be less than 1:10.
- All voltages, including peak voltages of overshoots/undershoots, must be within the absolute maximum ratings on data sheets.
- Simultaneous backdriving of several outputs in parallel (wired OR) with a common current source is not permissible. Since current sharing cannot be predicted, there is danger of overloading the circuit.
- The chip temperature of the circuit under test must not exceed $125^{\circ} \mathrm{C}$.
- Open-circuit (unterminated) lines should be avoided to prevent faults caused by reflection.

Semiconductor device manufacturers consider testing with backdriving as involving a measure of risk. The danger of overloading devices cannot be excluded since they are operated in regions that can lie far outside those for which they were designed. For this reason, no statement about the reliability of devices that are subjected to this test procedure can be made. TI does not use such test methods. Such test methods are not permissible in many (e.g., military) areas of application.

## 9 Summary

This report provides the designer of digital systems information that is not found in data books, but which is of interest and necessary in many applications. The differences between individual circuit families have been discussed. The circuit design techniques used with various devices, combined with the different technologies used to manufacture them, often make it difficult to give specific design rules; in many cases it is possible to give only very general guidance. In practice, few parameters are actually measured, particularly with older devices. In all such cases, this report provides guidelines that enable the designer to predict the behavior of circuits in a system.

## Acknowledgment

The author of this document is Eilhard Haseloff.

# Bus-Interface Devices With Output-Damping Resistors or Reduced-Drive Outputs 

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated
Contents
TitlePage
Introduction ..... 8-39
Output-Damping Resistors ..... 8-39
Reduced-Drive Outputs ..... 8-42
Practical Applicability of Wave Theory to Predict Signal Waveform Curves ..... 8-46
Overview of Technologies and Application Areas ..... 8-48
Transceivers With Output-Damping Resistors or Reduced-Drive Outputs ..... 8-50
Conclusion ..... 8-52
Acknowledgment ..... 8-52
References ..... 8-52
List of Illustrations
Figure Title ..... Page
1 Line-Impedance Matching ..... 8-39
2 Signal Waveforms Showing Effect of Damping Resistors ..... 8-40
3 Damping-Resistor Implementation ..... 8-41
4 Signal Waveforms With Impedance Mismatch $\left(Z_{O}=33 \Omega, Z_{L}=20 \Omega\right)$ ..... 8-41
5 Signal Waveforms With Impedance Mismatch $\left(\mathrm{Z}_{\mathrm{O}}=33 \Omega, \mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$ ..... 8-42
6 Implementation of Various Drive Concepts ..... 8-43
7 Line Driven by High-, Balanced-, or Light-Drive Device ..... 8-43
8 Signal Waveforms With High Drive $\left(\mathrm{Z}_{\mathrm{O}}=6 \Omega, \mathrm{Z}_{\mathrm{L}}=33 \Omega\right)$ ..... 8-44
9 Signal Waveforms With Balanced Drive $\left(\mathrm{Z}_{\mathrm{O}}=12.5 \Omega, \mathrm{Z}_{\mathrm{L}}=33 \Omega\right)$ ..... 8-44
10 Signal Waveforms With Light Drive $\left(\mathrm{Z}_{\mathrm{O}}=32 \Omega, \mathrm{Z}_{\mathrm{L}}=33 \Omega\right)$ ..... 8-45
11 Signal Waveforms With Balanced Drive $\left(\mathrm{Z}_{\mathrm{O}}=12.5 \Omega, \mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$ ..... 8-45
12 Signal Waveforms for SN74ABT244 and SN74ABT2244 Driving a SIMM Module ..... 8-47
13 Decision Tree for Selecting Driver Output Type ..... 8-49

## List of Tables

Table Title ..... Page
1 Low- and High-Level Output Drive Specifications for Selected TI Logic Devices ..... 8-42
2 Low- and High-Level Output Drive Specifications for FCT16xxx Logic Devices ..... 8-43
3 Advanced 5-V Buffers With Damping Resistor or Reduced-Drive Options ..... 8-48
4 Advanced 3.3-V Buffers With Damping Resistor or Reduced-Drive Options ..... 8-48
5 Advanced Transceivers With High-Drive Outputs on Both Ports (Type 1) ..... 8-50
6 Advanced Transceivers With High-Drive Outputs on One Port and Damping-Resistor Outputs on the Other Port (Type 2) ..... 8-50
7 Advanced Transceivers With Balanced-Drive Outputs on One Port and Damping-Resistor Outputs on the Other Port (Type 3) ..... 8-50
8 Advanced Transceivers With Balanced-Drive Outputs on Both Ports (Type 4) ..... 8-51
9 Advanced Transceivers With Damping-Resistor Outputs on Both Ports (Type 5) ..... 8-51
10 Advanced Transceivers With Light-Drive Outputs on Both Ports (Type 6) ..... 8-51
11 Advanced Transceivers With Reduced-, Unbalanced-Drive Outputs on Both Ports (Type 7) ..... 8-51

## Introduction

The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to identify the best solution for a given application. This report attempts to clarify the issue by looking at several vendors’ approaches and discussing the differences.

## Output-Damping Resistors

The purpose of integrating output-damping resistors in line buffers and drivers is to suppress signal undershoots and overshoots on the transmission line through what is usually referred to as line-impedance matching (see Figure 1). The effective output impedance of the line driver $\left(\mathrm{Z}_{\mathrm{O}}\right)$ is matched with the line impedance $\left(\mathrm{Z}_{\mathrm{L}}\right)$. Thus, no signal reflection occurs at the line start $\left(Z_{O}=Z_{L}\right.$; reflection coefficient at point $A$ is 0$)$. The input impedance of the receiving device $\left(Z_{I}\right)$ is assumed to be several orders of magnitude higher than the line impedance. This is valid for CMOS and BiCMOS devices. In this case, the reflection coefficient at point B is approximately 1 , such that almost all of the wave energy is reflected at the end of the line.


Figure 1. Line-Impedance Matching
Figure 2 illustrates the signal waveforms for a high-to-low transition for a line driver without and with output-damping resistors under these conditions. T is the line signal-transmission time, i.e., the time it takes for the signal wave to travel from point A to point B , or vice versa. The high-level signal prior to the output transition of the line driver has a level of about 3.3 V , typical for 5-V TTL-level devices, such as ABT or FCT-T, as well as for all 3.3-V logic devices. The line impedance is assumed to be $33 \Omega$.

Without the damping resistor (see Figure 2a), a driver output impedance of $5 \Omega$ is assumed. The incident wave at point A and $t=0$ establishes a signal level of:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{A}}=3.3 \mathrm{~V} \times\left(1-\frac{33 \Omega}{5 \Omega+33 \Omega}\right)=0.43 \mathrm{~V} \tag{1}
\end{equation*}
$$

Due to the reflection at the line end, the receiver (point B) sees the initial line level dropping to

$$
\begin{equation*}
\mathrm{V}_{\mathrm{B}}=3.3 \mathrm{~V}-2 \times(3.3 \mathrm{~V}-0.43 \mathrm{~V})=-2.44 \mathrm{~V} \tag{2}
\end{equation*}
$$

which represents a considerable undershoot. With a damping resistor, the effective output impedance is assumed to be $33 \Omega$, thus matching the line impedance. In this case, while there is a step in the signal at the driver output (point A), the receiver side (point B) sees a very clean signal transition without any significant undershoot or overshoot. Signal waveforms are analogous to this for a low-to-high transition, in which case the line without damping resistors shows significant signal overshoot.


Figure 2. Signal Waveforms Showing Effect of Damping Resistors
The damping-resistor solution is particularly important when designing memory arrays because excessive undershoots and overshoots can cause data loss in memory devices. Although line-impedance matching is optimized for point-to-point transmission where it helps establish near-perfect signal waveforms, it also works fine in most memory-array configurations where there is one driver and many receiving modules. Some of the modules may see a step in the signal waveform (see Figure 2b), but this is only for a short period of time (typically less than 1 ns ) and does not affect data transmission. The goal to prevent excessive undershoots and overshoots is still fully accomplished.

Texas Instruments (TI), Philips, and a number of other manufacturers implement output-damping-resistor options in several logic families. The device nomenclature used by all these vendors is a " 2 " added in front of the device number, that is, the damping-resistor version of the popular ' 244 octal buffer is referred to as a ' 2244 . Having been the first to introduce a ' 2244 function with the SN74ALS2244 in the mid-1980s, TI quickly expanded its spectrum of devices with output-damping resistors. Today, it covers the ALS, F, BCT, ABT, LVT, LVC, and ALVC product lines as well as other specialized bus-interface devices.

a) BIPOLAR OR BiCMOS OUTPUT WITH DAMPING RESISTOR (e.g., ABT2xxx, LVT2xxx)

b) CMOS OUTPUT WITH DAMPING RESISTOR
(e.g., LVC2xxx, ALVC162xxx)

Figure 3. Damping-Resistor Implementation
Figure 3 shows simplified output diagrams that illustrate how damping-resistor outputs are implemented in the ABT/LVT and LVC/ALVC families, respectively. ${ }^{2,3}$ The value of the output-damping resistor $\left(\mathrm{R}_{\mathrm{O}}\right)$ typically is about $25 \Omega$. The resistor value in the upper output stage of the bipolar/BiCMOS output, R 1 , is only a few ohms. Together with the impedance of the output stage itself, this leads to an effective total output impedance of about $33 \Omega$ for all of these circuits. Because line impedance in memory systems is usually around $20 \Omega$ to $50 \Omega$ and some level of impedance mismatch is acceptable, this output impedance value covers almost all practical uses. A good rule of thumb is that a mismatch up to a factor of two has little effect on signal characteristics. Figures 4 and 5 show the signal condition for an output-damping-resistor device with a $33-\Omega$ output impedance and line impedance of $20 \Omega$ and $50 \Omega$, respectively. Signal distortion is still acceptable in both cases.


Figure 4. Signal Waveforms With Impedance Mismatch $\left(Z_{O}=33 \Omega, Z_{L}=20 \Omega\right)$


Figure 5. Signal Waveforms With Impedance Mismatch ( $Z_{O}=33 \Omega, Z_{L}=50 \Omega$ )
The output-stage dimensioning of devices with damping resistors usually remains unchanged. The introduction of the damping resistor reduces the nominal output drive currents, but still leaves a drive capability sufficient for most applications. Table 1 shows low- and high-level output drive specifications for the families previously mentioned. Note that $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}$ are balanced on all ' 2 xxx devices.

Table 1. Low- and High-Level Output Drive Specifications for Selected TI Logic Devices

| TECHNOLOGY | OUTPUT <br> CURRENT <br> (mA) |  |
| :--- | :---: | :---: |
|  | IOH | IOL |
| ABTxxx/LVTxxx | -32 | 64 |
| ABT2xxx/LVT2xxx | -12 | 12 |
| LVCxxx/ALVC16xxx $\dagger$ | -24 | 24 |
| LVC2xxx/ALVC162xxx $\dagger$ | -12 | 12 |

$\dagger$ ALVC devices are available in Widebus ${ }^{\top}$ versions ( $16 x x x / 162 x x x$ ) only. All other technologies listed are available in octal and Widebus versions.

## Reduced-Drive Outputs

Some vendors refer to balanced- and light-drive outputs. The idea behind these is based on a concept that is different from the damping resistor. While the basic device characteristics remain unchanged and no line termination is added, a balanced- or light-drive device shows significantly reduced output drive currents when compared with its standard high-drive equivalent. In essence, this supports the finding that lower drive currents result in a reduction in undershoot and overshoot.
Figure 6 shows implementations of this approach for FCT16xxx devices. ${ }^{4}$ The impedance values given include the impedance of the FETs. Some manufacturers achieve reduced drive solely by reducing the dimensions of the output FETs, which, in turn, increases their impedance. In this case, no series resistors are added. This helps to reduce the amount of energy (that contributes to undershoots and overshoots), but does not necessarily establish true line-impedance matching because output impedance may remain too low (for example, see the lower output path in Figure 6b).


Figure 6. Implementation of Various Drive Concepts
Table 2 shows the resulting nominal output drive specifications.
Table 2. Low- and High-Level Output Drive Specifications for FCT16xxx Logic Devices

| DRIVE TYPE |  | OUTPUT <br> CURRENT <br> (mA) |  |
| :--- | :--- | :---: | :---: |
|  |  | IOL |  |
| FCT16xxx | High drive | -32 | 64 |
| FCT162xxx | Balanced drive | -24 | 24 |
| FCT166xxx | Light drive | -8 | 8 |

Based on a line with $Z_{L}=33 \Omega$ (see Figure 7) showing a high-to-low signal transition, Figures 8 through 10 illustrate the effect on signal undershoot and overshoot. As illustrated in Figure 6, the output impedance of the driver, $\mathrm{Z}_{\mathrm{O}}$, is $6 \Omega, 12.5 \Omega$, or $32 \Omega$, for high-, balanced-, and light-drive outputs, respectively.


Figure 7. Line Driven by High-, Balanced-, or Light-Drive Device
As expected, the high-drive version (see Figure 8) exhibits signal characteristics very similar to those shown for a standard bus driver without an output-damping resistor (see Figure 2a).

Similarly, signal waveforms with the light-drive version (see Figure 10) resemble those of a bus driver with an output-damping resistor (see Figure 2b). The low nominal output drive of $\pm 8 \mathrm{~mA}$ limits the applicability of these devices to systems where the output drives one or a few receivers only.

While not quite as severe as the high-drive version, the balanced-drive device (see Figure 9) still causes considerable undershoots because its low-level output impedance of $12.5 \Omega$ is too low to match the line impedance. It becomes worse if line impedance is higher than $33 \Omega$. Figure 11 demonstrates this, assuming a line impedance of $50 \Omega$.


Figure 8. Signal Waveforms With High Drive $\left(Z_{O}=6 \Omega, Z_{L}=33 \Omega\right)$


Figure 9. Signal Waveforms With Balanced Drive ( $Z_{O}=12.5 \Omega, Z_{L}=33 \Omega$ )


Figure 10. Signal Waveforms With Light Drive $\left(Z_{O}=32 \Omega, Z_{L}=33 \Omega\right)$


Figure 11. Signal Waveforms With Balanced Drive $\left(Z_{O}=12.5 \Omega, Z_{L}=50 \Omega\right)$

## Practical Applicability of Wave Theory to Predict Signal Waveform Curves

Obviously, all signal waveforms shown in Figures 2, 4, 5, and 8 through 11 are derived from wave theory. They assume a line without terminating impedance, which is an acceptable approximation when using today's CMOS receivers with their very high input impedances, but ignores the output loading effects by the capacitive loads that receiver inputs, connectors, traces, etc., represent. While these theoretical curves help in understanding the influence of output and line impedances, a necessary question is, therefore, whether the curves reflect real-world signal waveforms closely enough to be useful.
With heavily loaded outputs, typically with line impedances of $30 \Omega$ or below, in practice, heavily distorted signal waveforms are found. Damping-resistor outputs do not improve this much. Other termination techniques may be more appropriate but lead to acceptable signal waveforms only of a line driver with very-high-output drive capability. The signal distortion often results in extended signal-propagation times because one or more reflections are needed before a well-defined signal level is established. Sometimes, slow signal slew rates prevent excessive signal bounces such that undershoots and overshoots do not reach critical levels. However, relying upon this to suppress undershoot and overshoots is not a good design practice. Figure 12 shows measured curves derived from SN74ABT244 and SN74ABT2244 devices, respectively, driving a SIMM memory module with 18 memory devices. As before, the driver output is referred to as point A and the receiver, in this case the memory device that is the farthest away from the driver, as point $B$. The curves illustrate quite well how the strong capacitive loading represented by the memories distorts the reflected waves. Signal undershoot on the receiver side is still overcritical in the standard device without a damping resistor, while the damping-resistor version ensures that no undershoot occurs.

Lightly loaded lines represent another problematic application for devices that do not have an output-damping resistor. Here, the aforementioned slew-rate reduction can be expected to improve things only marginally. Therefore, with line impedances of $50 \Omega$ or more, that is, in applications where there are only a few receiving devices connected to the line, in practice, waveforms usually are very similar to theoretical ones. Large undershoots and overshoots occur if the line is left unterminated.


Figure 12. Signal Waveforms for SN74ABT244 and SN74ABT2244 Driving a SIMM Module

## Overview of Technologies and Application Areas

As mentioned before, the spectrum of available bus-interface devices with damping resistors or reduced output drive currently offered by various logic vendors is very confusing. This is mainly because similar naming conventions are being used for different approaches. Tables 3 and 4 give an overview of advanced $5-\mathrm{V}$ and 3.3-V logic families. Please note that the device series field ignores other vendor-specific parts of device names, such as device revisions or indicators for bus-hold device inputs.

Table 3. Advanced 5-V Buffers With Damping Resistor or Reduced-Drive Options

| DEVICE SERIES | VENDOR | TYPE | IOH <br> $(\mathrm{mA})$ | IOL <br> $(\mathrm{mA})$ | COMMENTS |
| :--- | :---: | :---: | :---: | :---: | :--- |
| ABTxxx | TI, Philips, et al. | High drive | -32 | 64 |  |
| ABT16xxx | TI, Philips, et al. | High drive | -32 | 64 | Same as octal version (ABTxxx) |
| ABT2xxx | TI, Philips, et al. | Damping resistor | -12 | 12 |  |
| ABT162xxx | TI, Philips, et al. | Damping resistor | -12 | 12 | Same as octal version (ABT2xxx) |
| AC/ACTxxx | TI, Motorola, et al. | Balanced drive | -24 | 24 |  |
| AC/ACT16xxx | TI | Balanced drive | -24 | 24 | Same as octal version (AC/ACTxxx) |
| AHC/AHCTxxx | TI, Philips, et al. | Light drive | -8 | 8 |  |
| FCTxxx | IDT, QSI, et al. | High drive | -15 | 64 |  |
| FCT16xxx | IDT, QSI, et al. | High drive | -32 | 64 | IOH differs from octal version (FCTxxx) |
| FCT2xxx | IDT, QSI, et al. | Balanced drive | -15 | 12 |  |
| FCT162xxx | IDT, QSI, et al. | Balanced drive | -24 | 24 | IOH, IOL differ from octal version (FCT2xxx) |
| FCT162Qxxx | Pericom | Damping resistor | -12 | 12 | No octal version |
| FCT166xxx | IDT | Light drive | -8 | 8 | No octal version |

While FCT16xxx versions have the same output drive as ABT, FCT162xxx corresponds to technologies such as AC and ACT. FCT166xxx has the low output drive of families like HC/HCT or AHC/AHCT. Note that FCT characteristics are different for octals and 16-bit versions. This may lead to different signal waveforms in practical applications. All TI logic families have identical characteristics for octal and Widebus devices.

Table 4. Advanced 3.3-V Buffers With Damping Resistor or Reduced-Drive Options

| DEVICE SERIES | VENDOR | TYPE | IOH <br> $(\mathbf{m A})$ | IOL <br> $(\mathbf{m A})$ | COMMENTS |
| :--- | :---: | :---: | :---: | :---: | :--- |
| LVTxxx | TI, Philips, et al. | High drive | -32 | 64 |  |
| LVT16xxx | TI, Philips, et al. | High drive | -32 | 64 | Same as octal version (LVTxxx) |
| ALVT16xxx | TI, Philips, et al. | High drive | -32 | 64 | No octal version |
| LVT2xxx | TI, Philips, et al. | Damping resistor | -12 | 12 |  |
| LVT162xxx | TI, Philips, et al. | Damping resistor | -12 | 12 | Same as octal version (LVT2xxx) |
| ALVT162xxx | TI, Philips, et al. | Damping resistor | -12 | 12 | No octal version |
| LVCxxx | TI, Philips, et al. | Balanced drive | -24 | 24 |  |
| LVC16xxx | TI, Philips, et al. | Balanced drive | -24 | 24 | Same as octal version (LVCxxx) |
| LVC2xxx | TI | Damping resistor | -12 | 12 |  |
| LVC162xxx | TI | Damping resistor | -12 | 12 | Same as octal version (LVC2xxx) |
| ALVC16xxx | TI, Philips, et al. | Balanced drive | -24 | 24 | No octal version |
| ALVC162xxx | TI | Damping resistor | -12 | 12 | No octal version |
| LVxxx | TI, Philips, et al. | Light drive | -8 | 8 |  |
| LCXxxx | Fairchild, et al. | Balanced drive | -24 | 24 | No reduced-drive versions available |
| LCX16xxx | Fairchild, et al. | Balanced drive | -24 | 24 | Same as octal version (LCXxxx) |
| FCT3xxx | IDT, QSI, et al. | Reduced, unbalanced drive | -8 | 24 | No high-drive versions available |
| FCT163xxx | IDT, QSI, et al. | Reduced, unbalanced drive | -8 | 24 | Same as octal version (FCT3xxx) |

LVT and ALVT are the only high-drive 3.3-V logic families available in the market. For 3.3 V , only the LVT, ALVT, LVC, and ALVC product families offer true damping-resistor options. FCT3xxx and FCT163xxx devices have significantly lower drive capability than their $5-\mathrm{V}$ equivalents. Also, their $\mathrm{I}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OL}}$ drive currents are unbalanced, which limits their use in certain applications.

Application areas for damping-resistor and reduced-drive line buffers and transceivers cover many different types of end equipment. In addition to required device function, output loading (line impedance) and available termination are the decisive factors when choosing a device. The decision tree shown in Figure 13 provides a general guideline. However, specific requirements may represent further constraints.


NOTES: A. If exact line impedance is unknown, a good rule of thumb is that line impedance is lower than $50 \Omega$ if more than four or five receiver inputs are connected to the line.
B. Examples of other line-termination methods are a split-resistor (Thevenin) network, an R-C combination, or clamping diodes. A more detailed discussion of advantages and disadvantages of these and other termination methods is found in reference 3.

Figure 13. Decision Tree for Selecting Driver Output Type

## Transceivers With Output-Damping Resistors or Reduced-Drive Outputs

So far, this report has dealt with buffers and line drivers only, and has shown that several different output versions support a wide range of output load configurations.

The number of choices is even larger when looking at transceivers because any combination of output versions can be chosen independently for the A port and B port of the device. Not all possible combinations are being offered in the market, but the list of drive types is extensive.

1. High-drive outputs on both ports
2. High-drive outputs on one port and damping-resistor outputs on the other port
3. Balanced-drive outputs on one port and damping-resistor outputs on the other port
4. Balanced-drive outputs on both ports
5. Damping-resistor outputs on both ports
6. Light-drive outputs on both ports
7. Reduced-, unbalanced-drive outputs on both ports

The best combination for a particular application can be determined using the decision tree in Figure 13 independently for the $A$ and $B$ ports of the transceiver. In general, applications that require a transceiver between a backplane and a local board require types 1 or 2 (type 3 may work in some applications). Applications with more lightly loaded local buses on both sides require any one of types 2 through 5, while type 6 addresses point-to-point transmission requirements.

The spectrum of devices offered in the market is complex and difficult to comprehend. Tables 5 through 11 show the options available for each type.

Table 5. Advanced Transceivers With High-Drive Outputs on Both Ports (Type 1)

| DEVICE | V CC | VENDOR | COMMENTS |
| :--- | :---: | :---: | :---: |
| ABTxxx | 5 V | TI, Philips, et al. |  |
| ABT16xxx | 5 V | TI, Philips, et al. |  |
| FCTxxx | 5 V | IDT, QSI, et al. |  |
| FCT16xxx | 5 V | IDT, QSI, et al. | IOH differs from octal version (FCTxxx) |
| LVTxxx | 3.3 V | TI, Philips, et al. |  |
| LVT16xxx | 3.3 V | TI, Philips, et al. |  |

Table 6. Advanced Transceivers With High-Drive Outputs on One Port and Damping-Resistor Outputs on the Other Port (Type 2)

| DEVICE | V CC | VENDOR |
| :--- | :---: | :---: |
| ABT2xxx | 5 V | TI |
| ABT162xxx | 5 V | TI |
| LVT2xxx | 3.3 V | TI |
| LVT162xxx | 3.3 V | TI |
| ALVT162xxx | 3.3 V | TI |

Table 7. Advanced Transceivers With Balanced-Drive Outputs on One Port and Damping-Resistor Outputs on the Other Port (Type 3)

| DEVICE | VCC | VENDOR |
| :--- | :---: | :---: |
| LVC2xxx | 3.3 V | TI |
| LVC162xxx | 3.3 V | TI |
| ALVC162xxx | 3.3 V | TI |

Table 8. Advanced Transceivers With Balanced-Drive Outputs on Both Ports (Type 4)

| DEVICE | $\mathrm{V}_{\mathbf{C C}}$ | VENDOR | COMMENTS |
| :--- | :---: | :---: | :---: |
| AC/ACTxxx | 5 V | TI, Motorola, et al. |  |
| AC/ACT16xxx | 5 V | TI |  |
| FCT2xxx | 5 V | IDT, QSI, et al. |  |
| FCT162xxx | 5 V | IDT, QSI, et al. | IOH, IOL differ from octal version (FCT2xxx) |
| LVCxxx | 3.3 V | TI, Philips, et al. |  |
| LVC16xxx | 3.3 V | TI, Philips, et al. |  |
| ALVC16xxx | 3.3 V | TI, Philips, et al. |  |
| LCXxxx | 3.3 V | Fairchild, et al. |  |
| LCX16xxx | 3.3 V | Fairchild, et al. |  |

Table 9. Advanced Transceivers With Damping-Resistor Outputs on Both Ports (Type 5)

| DEVICE | $\mathbf{V}_{\mathbf{C C}}$ | VENDOR | COMMENTS |
| :--- | :---: | :---: | :--- |
| ABTRxxx | 5 V | TI | Same nomenclature, but different type from TI ABT162xxx |
| ABT162xxx | 5 V | Philips |  |
| FCT162Qxxx | 5 V | Pericom |  |
| LVCR2xxx | 3.3 V | TI |  |
| LVCR162xxx | 3.3 V | TI |  |
| ALVCR162xxx | 3.3 V | TI |  |
| ALVC162xxx | 3.3 V | Philips | Same nomenclature, but different type from TI ALVC162xxx |
| LVT162xxx | 3.3 V | Philips | Same nomenclature, but different type from TI LVT162xxx |
| ALVT162xxx | 3.3 V | Philips | Same nomenclature, but different type from TI ALVT162xxx |

Table 10. Advanced Transceivers With Light-Drive Outputs on Both Ports (Type 6)

| DEVICE | V $\mathbf{C C}$ | VENDOR |
| :--- | :---: | :---: |
| AHC/AHCTxxx | 5 V | TI, Philips, et al. |
| FCT166xxx | 5 V | IDT |
| LVxxx | 3.3 V | TI, Philips, et al. |

Table 11. Advanced Transceivers With Reduced-, Unbalanced-Drive Outputs on Both Ports (Type 7)

| DEVICE | $\mathrm{V}_{\mathbf{C C}}$ | VENDOR | COMMENTS |
| :--- | :---: | :---: | :---: |
| FCT3xxx | 3.3 V | IDT, QSI, et al. |  |
| FCT163xxx | 3.3 V | IDT, QSI, et al. | $\mathrm{I}^{\prime} \mathrm{OH}$, I IOL differ from octal version (FCT3xxx) |

The majority of solutions offered are symmetrical, that is, they use the same output type on the A port and on the B port. While this may appear logical, it does not address the needs of most backplane-based applications where the backplane usually requires a high-drive output. TI was the first to introduce a transceiver with output-damping resistors, the SN74BCT2245, and since then has used the AAA2 $2 x x$ or AAA162 $x x x$ concept (AAA $=$ family indicator, $\mathrm{xxx}=$ device number) to indicate a device with standard (high or balanced) drive on one side and damping-resistor outputs on the other side. Others, including Philips, use the same nomenclature to indicate both output sides having damping resistors. TI uses AAAR2xxx or AAAR162xxx for this arrangement.

## Conclusion

While buffers or transceivers with integrated output-damping resistors or reduced-drive outputs are required by many applications, the system designer needs to carefully choose a solution because vendors' denomination methods for these devices may be confusing. In particular, the difference between true damping resistors, i.e., integrated series resistors in the output path, and reduced-drive outputs, where the output drive is limited through changing the dimensioning and/or adding a resistor to the upper and lower transistor of the output stage, needs to be understood relative to different applications.

TI is the only vendor who offers $5-\mathrm{V}$ and $3.3-\mathrm{V}$ versions of all driver output types discussed in this report.

## Acknowledgment

The author of this document is Lothar Katz.

## References

1 Curtis, Rick; Forstner, Peter; "Memory Driver Application Report", EB 205E, Texas Instruments (www.ti.com/sc/docs/asl/lit/eb205.htm).

2 Texas Instruments, "ABT Enables Optimal System Design", SCBA001 (www.ti.com/sc/docs/psheets/appnote.htm).
3 Texas Instruments, "Proper Termination of Outputs", LVC Designer's Guide, SCBA010, page 1-27ff.
4 Hronik, Stanley, "Effective Use of Line Termination in High Speed Logic", Integrated Device Technology, Inc., Conference Paper CP-23 (www.idt.com/cgi-bin/dsq.pl?mkgkey=logicgen).

5 Texas Instruments, SN74ABTxxx, SN74LVCxxx, SN74ALVCxxx, and SN74LVTxxx data sheets (www.sc.ti.com/sc/docs/psheets/pids2.htm).

6 Integrated Device Technology, IDT54/74FCTxxx data sheets (www.idt.com/logic/Welcome.html).
7 Pericom, PI74FCTxxx data sheets (www.pericom.com/products/sinter).
8 Philips Semiconductors, 74ABTxxx, 74LVCxxx, 74ALVCxxx, and 74ALVTxxx data sheets (www.semiconductors.philips.com/philips54.html\#3).

# Migration From 3.3-V to 2.5-V Power Supplies for Logic Devices 

December 1997

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
TitlePage
Introduction ..... 8-57
Background ..... 8-57
Technology ..... 8-58
Features and Uniqueness of Devices ..... 8-59
Typical Design Applications ..... 8-60
Laboratory Testing ..... 8-60
Results ..... 8-60
SPICE/IBIS Models ..... 8-61
Package Information ..... 8-61
Frequently Asked Questions ..... 8-62
Conclusion ..... 8-62
Glossary ..... 8-63
Bibliography ..... 8-63
Appendix A ..... 8-64
Available SPICE and IBIS Models ..... 8-64
List of Tables
Table Title ..... Page
1 Logic Family Technology Summary ..... 8-58
2 3.3-V to 2.5-V Compatibility When $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ ..... 8-59
$3 \quad 2.5-\mathrm{V}$ to 3.3-V Compatibility When $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ ..... 8-59
4 Typical Propagation Delays When $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ ..... 8-60
5 Typical Propagation Delays When $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ ..... 8-61

## Introduction

Powering systems at the 5-V level has been a standard practice for approximately 30 years. Power consumption is always a concern in system design and, because reducing the supply voltage yields an exponential decrease in power consumption, lower supply voltages are commonly used. Thus, a transition from the common $5-\mathrm{V}$ power-supply level to the $3.3-\mathrm{V}$ level is occurring. Furthermore, the next voltage level for which specified switching levels have been defined is 2.5 V . During this transition, parts of a system may be designed for a lower supply voltage while other parts may not. This raises concerns of input-voltage tolerance, interfacing or translating, and level shifting. This application report explores the possibilities for migrating to $3.3-\mathrm{V}$ and $2.5-\mathrm{V}$ power supplies and discusses the implications.

Customers are successfully using a wide range of low-voltage, 3.3-V logic devices. These devices are within Texas Instruments (TI ${ }^{\mathrm{TM}}$ ) advanced low-voltage CMOS (ALVC), crossbar technology (CBT), crossbar technology with integrated diode (CBTD), low-voltage crossbar technology (CBTLV) and low-voltage CMOS "A" revision (LVC-A) logic families. Additionally, TI plans to release a level shifter that generates valid $3.3-\mathrm{V}$ and $2.5-\mathrm{V}$ signals.

The transition from 5-V to 3.3-V logic began with core logic converting first to the lower power-supply level. Although memory is still primarily at the $5-\mathrm{V}$ level, it is being converted to 3.3 V , and this conversion will continue. The same method of migration is expected for 3.3 V to 2.5 V , with memory logic following core logic by several years.

The main topics in this application report are:

- Background
- Technology
- Features and Uniqueness of Devices
- Typical Design Applications
- Laboratory Testing
- Results
- SPICE/IBIS Models
- Package Information
- Frequently Asked Questions
- Conclusion
- Glossary
- Bibliography


## Background

The transition from one power-supply level to a lower one is driven primarily by a desire to reduce power consumption. For approximately the last 30 years, $5-\mathrm{V}$ power supplies have been the standard for both core and memory logic. However, core logic has begun to migrate to $3.3-\mathrm{V}$ power-supply levels, and memory has followed. The next commonly accepted power-supply level is 2.5 V and designers are beginning to incorporate it in their systems. This sets the stage for $1.8-\mathrm{V}$ logic, for which a standard has not been established.

For each power-supply level, a standard exists for defining commonly agreed-upon levels of input and output voltages. Figure 1 shows the appropriate switching levels for $5-\mathrm{V}, 3.3-\mathrm{V}$, and $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ families.


5-V CMOS Family

2.5-V Logic Families
3.3-V Logic Families $\dagger$
$\dagger$ In accordance with JEDEC Standard 8-A for LV interface levels
Figure 1. Switching Levels for $5-\mathrm{V}, 3.3-\mathrm{V}$, and $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ Families

Technology
Table 1 lists the logic families TI produces that operate at $3.3-\mathrm{VV}_{\mathrm{CC}}$. The process, the power-supply level for which the device was designed and optimized, and whether the device can operate at $3.3-\mathrm{V}$ and $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ levels are included.

Table 1. Logic Family Technology Summary

| LOGIC <br> FAMILY | PROCESS | $\begin{gathered} \text { OPTIMIZED } \\ \text { POWER } \\ \text { SUPPLY LEVEL } \end{gathered}$ | OPERATIONAL $\text { AT } \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | OPERATIONAL $\text { AT } \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: |
| AHC | CMOS | 5 V | Yes | Yes |
| ALVC | CMOS | 3.3 V | Yes | Yes |
| CBT | CMOS $\dagger$ | 5 V | Yes | Yes |
| CBTD | CMOS | 5 V | Yes | Yes |
| CBTLV | CMOS | 3.3 V | Yes | Yes |
| LVC-A | CMOS | 3.3 V | Yes | Yes |

$\dagger$ The CBT16232, CBT16233, and CBT16390 devices are BiCMOS.

In Table 1, CMOS process indicates that the devices contain solely CMOS circuitry. The BiCMOS process indicates that a combination of bipolar and CMOS transistors may be implemented in the circuitry.

## Features and Uniqueness of Devices

When discussing interactions between different power-supply levels, the distinction between input-voltage tolerance, interfacing or translating, and level shifting is important. Input-voltage tolerance applies when a device with a lower power supply can withstand the presence of a higher voltage without being damaged. For example, a $3.3-\mathrm{V}$ device drives a $2.5-\mathrm{V}$ device without harming the receiver. Under this concept, there is no implication about the device being able to produce a signal compatible with the higher power-supply level. Interfacing or translating implies that a device can generate valid input and output voltage levels, even though a single power-supply level is being used. A device is a level shifter when it implements two power supplies and can produce signals that conform to the switching requirements of both the lower-voltage power supply and the higher-voltage power supply.

All devices in the families listed in Table 1 operate and function correctly when powered at $3.3-\mathrm{V}$ and $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$. The following paragraphs address how the devices interact when they are operated at one power-supply level and are exposed to signals from a device operated at a different power-supply level.

Figure 1 illustrates that a 3.3-V device can adequately drive a $2.5-\mathrm{V}$ device. $\mathrm{V}_{\mathrm{OL}(3.3-\mathrm{V} \text { logic) }}(0.4 \mathrm{~V})$ is less than $\mathrm{V}_{\mathrm{IL}(2.5-\mathrm{V} \text { logic) }}$ $(0.7 \mathrm{~V})$, which allows a $300-\mathrm{mV}$ noise margin. Similarly, $\mathrm{V}_{\mathrm{OH}(3.3-\mathrm{V} \text { logic })}(2.4 \mathrm{~V})$ is greater than $\mathrm{V}_{\mathrm{IH}(2.5-\mathrm{V} \text { logic })}(1.7 \mathrm{~V})$, which allows for a $700-\mathrm{mV}$ noise margin. Table 2 summarizes the compatibility between $3.3-\mathrm{V}$ and $2.5-\mathrm{V}$ devices when both are powered at $3.3-\mathrm{V}_{\mathrm{CC}}$.

Table 2. 3.3-V to 2.5-V Compatibility When $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$

| LOGIC <br> FAMILY | 2.5-V <br> TOLERANT | 2.5-V <br> SWITCHING <br> LEVELS <br> GENERATED |
| :--- | :---: | :---: |
| AHC | Yes | Yes |
| ALVC | Yes | Yes |
| CBT $\dagger$ | Yes | Yes |
| CBTD $\dagger$ | Yes | Yes |
| CBTLV $\dagger$ | Yes | Yes |
| LVC-A | Yes | Yes |

$\dagger$ CBT, CBTD, and CBTLV families are limited by the input voltage.

A2.5-V device cannot adequately drive a3.3-V device. $\mathrm{V}_{\mathrm{OL}(2.5-\mathrm{V} \text { logic })}(0.4 \mathrm{~V})$ is less than $\mathrm{V}_{\mathrm{IL}(3.3-\mathrm{V} \operatorname{logic})}(0.8 \mathrm{~V})$, whichallows a $400-\mathrm{mV}$ noise margin. However, $\mathrm{V}_{\mathrm{OH}(2.5-\mathrm{V} \operatorname{logic})}(2 \mathrm{~V})$ is approximately equal to $\mathrm{V}_{\mathrm{IH}(3.3-\mathrm{V} \text { logic })}(2 \mathrm{~V})$, which theoretically allows no noise margin. Therefore, $2.5-\mathrm{V}$ devices should not be used to drive $3.3-\mathrm{V}$ devices. Table 3 summarizes the compatibility between $2.5-\mathrm{V}$ and $3.3-\mathrm{V}$ devices when both are powered at $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$.

Table 3. 2.5-V to 3.3-V Compatibility $\mathrm{When}_{\mathrm{CC}}=2.5 \mathrm{~V}$

| LOGIC <br> FAMILY | 3.3-V <br> TOLERANT | 3.3-V <br> SWITCHING <br> LEVELS <br> GENERATED |
| :--- | :---: | :---: |
| AHC | Yes | No |
| ALVC | No | No |
| CBT | Yes | No |
| CBTD | Yes | No |
| CBTLV | Yes | No |
| LVC-A | Yes | No |

## Typical Design Applications

When migrating from 5-V power supplies to $3.3-\mathrm{V}$ power supplies, migration from 3.3 V to 2.5 V is expected to occur in stages. Specifically, core logic will make the transition to 2.5 V , while memory and I/Os probably will lag. The configuration in Figure 2 likely will be commonplace.


Figure 2. Typical Anticipated 3.3-V/2.5-V Architecture
The CPU operates at $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ and must communicate with a $3.3-\mathrm{V}_{\mathrm{CC}}$ memory and $\mathrm{I} / \mathrm{O}$. For all unidirectional data flow from the memory and I/O to the CPU, e.g., reading from memory and receiving input from the I/O, any device that is powered at $3.3-\mathrm{V}_{\mathrm{CC}}$ is acceptable. However, for all communication and data transfer from the CPU to memory or the I/O, such as address buffering and printing, only a device with level-shifting capabilities that can generate true $3.3-\mathrm{V}$ signals from a $2.5-\mathrm{V}$ input should be used.

## Laboratory Testing

To demonstrate the ability of TI devices to operate at both $3.3-\mathrm{V}$ and $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ levels, several devices were tested to determine typical propagation delay times. Because typical values were desired, $\mathrm{V}_{\mathrm{CC}}$ was set to 3.3 V and 2.5 V , and the ambient temperature was $25^{\circ} \mathrm{C}$. Tables 4 and 5 show the conditions under which the measurements were taken and the results obtained.

## Results

Data in Tables 4 and 5 show that under the same conditions a device's propagation delay increases as $\mathrm{V}_{\mathrm{CC}}$ is reduced and decreases as the capacitive load is decreased.

Table 4. Typical Propagation Delays When $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$

| LOGIC <br> FAMILY | DIRECTION | $\begin{aligned} & \text { CAPACITIVE } \\ & \text { LOAD } \\ & \text { (pF) } \end{aligned}$ | ${ }^{t_{p d}}$ OR tpLH/tPHL (TYPICAL) |
| :---: | :---: | :---: | :---: |
| AHC245 | A $\longrightarrow$ B | 30 | 4.3/3.7 ns |
|  |  | 50 | $4.6 / 3.9 \mathrm{~ns}$ |
| AHC16245 | A $\longrightarrow$ B | 30 | 4.3/3.7 ns |
|  |  | 50 | 6.8/5.6 ns |
| ALVC16245 | A to B | 30 | 1.4/1.7 ns |
|  |  | 50 | 1.8/2.2 ns |
| CBT | A $\longrightarrow$ B | 50 | 750 ps |
| CBTD | A $\longrightarrow$ B | 50 | 750 ps |
| CBTLV3245 | A $\longrightarrow$ B | 50 | 600 ps |
| LVCH245A | A $\longrightarrow$ B | 50 | 2.7/3.1 ns |
| LVCH16245A | A to B | 30 | 2.1/2.2 ns |
|  |  | 50 | 2.8/2.5 ns |

Table 5. Typical Propagation Delays When $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$

| LOGIC <br> FAMILY | DIRECTION | $\begin{aligned} & \hline \text { CAPACITIVE } \\ & \text { LOAD } \\ & \text { (pF) } \end{aligned}$ | $\begin{gathered} \mathrm{t}_{\text {pd }} \text { OR } \\ \text { tpLH }^{\text {t/tPHL }} \\ \text { (TYPICAL) } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| AHC245 | A $\longrightarrow$ B | 30 | 5.6/4.6 ns |
|  |  | 50 | $6 / 5 \mathrm{~ns}$ |
| AHC16245 | A $\longrightarrow$ B | 30 | 5.6/4.5 ns |
|  |  | 50 | 9.4/7.2 ns |
| ALVCH16245 | $A$ to $B$ | 30 | $2.4 / 2.5 \mathrm{~ns}$ |
|  |  | 50 | 3.6/2.8 ns |
| CBT | A $\longrightarrow$ B | 50 | 900 ps |
| CBTD | A $\longrightarrow$ B | 50 | 900 ps |
| CBTLV3245 | A $\longrightarrow$ B | 30 | 500 ps |
|  |  | 50 | 700 ps |
| LVCH245A | A to B | 50 | $3.1 / 3.6 \mathrm{~ns}$ |
|  | B to A |  | $3.1 / 3.5 \mathrm{~ns}$ |
| LVCH16245A | A to B | 30 | 2.8/2.7 ns |
|  |  | 50 | 4.1/3.1 ns |

## SPICE/IBIS Models

SPICE and IBIS models are available for certain devices. Appendix A lists SPICE and IBIS models for given functions within a logic family.

The SPICE model is a level-13 model that consists of the input and output stages and can be obtained by contacting your local TI Sales Representative. The IBIS model consists of the input and output stages and can be obtained at the TI web site http://www.ti.com/sc/docs/asl/models/ibis.htm.

## Package Information

The devices discussed in this application report are available in a variety of packages, including plastic dual-in-line package (PDIP), quarter-size outline package (QSOP), small-outline integrated circuit (SOIC), small-outline transistor (SOT), shrink small-outline package (SSOP), thin shrink small-outline package (TSSOP), and thin very small-outline package (TVSOP). TI's Logic Selection Guide, literature number SDYU001, lists devices and packages in which they are available.

## Frequently Asked Questions

Question: How do I reconcile differences between the $3.3-\mathrm{V}$ part of my system and the $2.5-\mathrm{V}$ part?
Answer: When designing with multiple power-supply levels in a single system, ensure that the devices that are powered with the lower-voltage power supply are not damaged when interfacing with the part of the system that is powered by the higher-voltage power supply. This is accomplished by ensuring that all devices are voltage tolerant of the other devices. For the purposes of this application report, any $2.5-\mathrm{V}$ device must be $3.3-\mathrm{V}$ tolerant to ensure that no damage occurs to the $2.5-\mathrm{V}$ device.

Question: With the CBT logic family, I could interface the 5-V part of my system with the 3.3-V part of my system by adding a diode between the external $\mathrm{V}_{\mathrm{CC}}$ and the output-enable terminals. Can I use a similar method with the CBTLV family to interface between the $3.3-\mathrm{V}$ part and $2.5-\mathrm{V}$ part of my system?

Answer: To drive the CBTLV output levels fully to the rail, a PMOS transistor was added to the circuitry. This PMOS and its associated circuitry prevent the CBTLV family of devices from level translating between 3.3 V and 2.5 V. However, the CBT family is capable of performing this function. Please see item 1 in the bibliography.

Question: How do I get a copy of the SPICE and IBIS models?
Answer: The SPICE models can be obtained by contacting your local TI Sales Representative. The IBIS models can be obtained at http://www.ti.com/sc/docs/asl/models/ibis.htm.

## Conclusion

As systems migrate from $3.3-\mathrm{V}$ to $2.5-\mathrm{V}$ power supplies, issues of input-voltage tolerance, interfacing or translating, and level shifting must be addressed. A $3.3-\mathrm{V}$ device can drive a $2.5-\mathrm{V}$ device, but a $2.5-\mathrm{V}$ device cannot drive a $3.3-\mathrm{V}$ device due to switching-level incompatabilities. TI offers a variety of logic families that are capable of operating at $3.3-\mathrm{V}$ and $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ levels.

## Glossary

| AHC | Advanced High-Speed CMOS |
| :---: | :---: |
| ALVC | Advanced Low-Voltage CMOS |
| CBT | Crossbar Technology |
| CBTLV | Low-Voltage Crossbar Technology |
| CPU | Central Processing Unit |
| IBIS | I/O Buffer Information Specification |
| I/O | Input/Output |
| LVC-A | Low-Voltage CMOS "A" Revision |
| LVTTL | Low-Voltage Transistor-Transistor Logic |
| PDIP | Plastic Dual-In-line Package |
| QSOP | Quarter-Size Outline Package |
| SOIC | Small-Outline Integrated Circuit |
| SOT | Small-Outline Transistor |
| SPICE | Simulation Program With Integrated-Circuit Emphasis |
| SSOP | Shrink Small-Outline Package |
| TI | Texas Instruments |
| TSSOP | Thin Shrink Small-Outline Package |
| TVSOP | Thin Very Small-Outline Package |

## Bibliography

1. 3.3-V to $2.5-\mathrm{V}$ Translation with Texas Instruments Crossbar Technology, literature number SCDA004
2. Advanced Bus Interface SPICE I/O Models, 1995, literature number SCBD004A
3. AHC/AHCT, HC/HCT, and LV CMOS Logic Data Book, 1996, literature number SCLD004
4. CBT Bus Switches, Crossbar Technology Data Book, 1996, literature number SCDD001A
5. Logic Selection Guide, literature number SDYU001 (revised quarterly)
6. Low-Voltage CMOS Logic Data Book, 1997, literature number SCBD152
7. Low-Voltage Logic Data Book, 1996, literature number SCBD003B
8. Semiconductor Group Package Outlines Reference Guide, literature number SSYU001

## Appendix A

Available SPICE and IBIS Models

| LOGIC FUNCTION | LOGIC FAMILY $\dagger$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AHC | ALVC | CBT | LVC-A |
| '00 | S | NA | NA | S/I |
| '02 | S | NA | NA | S/I |
| '04 | S | NA | NA | S/I |
| '08 | S | NA | NA | S/I |
| '10 | NA | NA | NA | S/I |
| '14 | S | NA | NA | S/l |
| '32 | - | NA | NA | S/l |
| '74 | - | NA | NA | S/I |
| '86 | - | NA | NA | S/I |
| '112 | NA | NA | NA | S/I |
| '125 | S | NA | NA | S/I |
| '126 | S | NA | NA | S |
| '137 | NA | NA | NA | S/I |
| '138 | - | NA | NA | S/I |
| '139 | - | NA | NA | S |
| '157 | - | NA | NA | S/I |
| '158 | NA | NA | NA | S |
| '240 | - | NA | NA | S |
| '241 | NA | NA | NA | S |
| '244 | - | NA | NA | S/I |
| '245 | - | NA | NA | S |
| '257 | NA | NA | NA | S/l |
| '258 | NA | NA | NA | S |
| '373 | - | NA | NA | S |
| '374 | - | NA | NA | S/I |
| '540 | - | NA | NA | S |
| '541 | - | NA | NA | S |
| '543 | NA | NA | NA | S/I |
| '544 | NA | NA | NA | S |
| '573 | - | NA | NA | S |
| '574 | - | NA | NA | S |
| '646 | NA | NA | NA | S/I |
| '652 | NA | NA | NA | S/I |
| '821 | NA | NA | NA | S |
| '823 | NA | NA | NA | S |
| '827 | NA | NA | NA | S |
| '828 | NA | NA | NA | S |


| LOGIC FUNCTION | LOGIC FAMILY $\dagger$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AHC | ALVC | CBT | LVC-A |
| '841 | NA | NA | NA | S |
| '843 | NA | NA | NA | S |
| '861 | NA | NA | NA | S |
| '863 | NA | NA | NA | S |
| '2952 | NA | NA | NA | S/I |
| '16233 | NA | NA | S | NA |
| '16240 | - | S | NA | S/I |
| '162240 | NA | S | NA | NA |
| '16241 | NA | NA | NA | S |
| '16244 | - | S/I | NA | S/I |
| '162244 | NA | S/I | NA | S/I |
| '16245 | - | S/l | NA | S/I |
| '162245 | NA | S | NA | - |
| '16260 | NA | S | NA | NA |
| '162260 | NA | S | NA | NA |
| '162268 | NA | S | NA | NA |
| '16269 | NA | S | NA | NA |
| '162269 | NA | - | NA | NA |
| '16270 | NA | S | NA | NA |
| '16271 | NA | S | NA | NA |
| '16272 | NA | S | NA | NA |
| '16280 | NA | S | NA | NA |
| '162280 | NA | - | NA | NA |
| '16282 | NA | S | NA | NA |
| '162282 | NA | - | NA | NA |
| '16334 | NA | S/I | NA | NA |
| '162334 | NA | S/l | NA | NA |
| '16344 | NA | S | NA | NA |
| '162344 | NA | S | NA | NA |
| '16373 | - | S | NA | S/I |
| '162373 | NA | S | NA | NA |
| '16374 | - | S/I | NA | S/I |
| '162374 | NA | S | NA | NA |
| '16409 | NA | S | NA | NA |
| '162409 | NA | - | NA | NA |
| '16500 | NA | S | NA | NA |
| '16501 | NA | S | NA | NA |

$\dagger$ S = SPICE model exists; I = IBIS model exists; NA = Not applicable, indicating that the device does not exist for that particular family; - = neither SPICE nor IBIS model exists.

Available SPICE and IBIS Models (Continued)

| LOGIC FUNCTION | LOGIC FAMILY $\dagger$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AHC | ALVC | CBT | LVC-A |
| '16524 | NA | - | NA | NA |
| '16525 | NA | - | NA | NA |
| '16540 | - | S | NA | S/I |
| '162540 | NA | S | NA | NA |
| '16541 | - | S | NA | S/I |
| '162541 | NA | S | NA | NA |
| '16543 | NA | S | NA | S/I |
| '16600 | NA | S | NA | NA |
| '16601 | NA | S | NA | NA |
| '162601 | NA | S/I | NA | NA |
| '16646 | NA | S | NA | S/I |
| '16652 | NA | S | NA | S/I |
| '16721 | NA | S/I | NA | NA |
| '162721 | NA | S/I | NA | NA |
| '16820 | NA | S | NA | NA |
| '162820 | NA | S/I | NA | NA |
| '16821 | NA | S/I | NA | NA |
| '16823 | NA | S/I | NA | NA |
| '16825 | NA | S | NA | NA |


| LOGIC FUNCTION | LOGIC FAMILY $\dagger$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AHC | ALVC | CBT | LVC-A |
| '16827 | NA | S/I | NA | NA |
| '162827 | NA | S/I | NA | NA |
| '16828 | NA | S | NA | NA |
| '16830 | NA | S/I | NA | NA |
| '162830 | NA | - | NA | NA |
| '16831 | NA | - | NA | NA |
| '162831 | NA | - | NA | NA |
| '16832 | NA | - | NA | NA |
| '162832 | NA | - | NA | NA |
| '16835 | NA | S/I | NA | NA |
| '162835 | NA | S/I | NA | NA |
| '16836 | NA | S/I | NA | NA |
| '162836 | NA | S/I | NA | NA |
| '16841 | NA | S | NA | NA |
| '162841 | NA | - | NA | NA |
| '16843 | NA | S | NA | NA |
| '16863 | NA | - | NA | NA |
| '16901 | NA | S | NA | NA |
| '16952 | NA | S | NA | S/I |

$\dagger$ S = SPICE model exists; I = IBIS model exists; NA = Not applicable, indicating that the device does not exist for that particular family; - = neither SPICE nor IBIS model exists.
General Information ..... 1
LVC Gates and MSI ..... 2
LVC Octals ..... 3
LVC Widebus ${ }^{\text {TM }}$ ..... 4
LVC 3.3-V to 5-V Translators and Cable Drivers ..... 5
LV Gates and MSI ..... 6
LV Octals ..... 7
Application Reports8
Mechanical Data ..... 9

## Contents

Page
Ordering Instructions ..... 9-3
Mechanical Data ..... 9-7
D (R-PDSO-G**) ..... 9-7
DB (R-PDSO-G**) ..... 9-8
DBV (R-PDSO-G5) ..... 9-9
DCK (R-PDSO-G5) ..... 9-10
DGG (R-PDSO-G**) ..... 9-11
DGV (R-PDSO-G**) ..... 9-12
DL (R-PDSO-G**) ..... 9-13
DW (R-PDSO-G*) ..... 9-14
FK (S-CQCC-N**) ..... 9-15
J (R-GDIP-T**) ..... 9-16
NS (R-PDSO-G**) ..... 9-17
PW (R-PDSO-G**) ..... 9-18
W (R-GDFP-F14) ..... 9-19
W (R-GDFP-F16) ..... 9-20
W (R-GDFP-F20) ..... 9-21

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading, regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.
Factory orders for circuits described in this data book should include a type number as explained in the following example.


Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.
Blank = Not taped and reeled
R = Standard tape and reel $\dagger$ (DGG and DGV are supplied in tape and reel only)
The purpose of tape-and-reel packing is to position components so they can be placed automatically. Components such as, but not limited to, diodes, capacitors, resistors, transistors, inductors, and integrated circuits can be packed in this manner.

The packing materials include a carrier tape, cover tape, and a reel. The normal dimensions for these items are listed in Table 1.

[^84]Table 1. Normal Dimensions of Packing Materials

| CARRIER-TAPE <br> WIDTH <br> $(\mathbf{m m})$ | COVER-TAPE <br> WIDTH <br> $(\mathbf{m m})$ | REEL <br> WIDTH <br> $(\mathbf{m m})$ | REEL <br> DIAMETER <br> $(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: |
| 8 | 5.4 | 9.0 | 178 |
| 12 | 9.2 | 12.4 | 330 |
| 16 | 13.3 | 16.4 | 330 |
| 24 | 21.0 | 24.4 | 330 |
| 32 | 25.5 | 32.4 | 330 |
| 44 | 37.5 | 44.4 | 330 |
| 56 | 49.5 | 56.4 | 330 |

All material meets or exceeds industry guidelines for ESD protection.
Dimensions are selected based on package size and design configurations. All dimensions are established to be within the recommendations of the Electronics Industry Association Standard EIA-481-1,2,3.
Common dimensions are carrier-tape width, pocket pitch, and quantity per reel (see Figure 1 and Table 2).


Figure 1. Typical Carrier-Tape Design

Table 2. Selected Tape-and-Reel Specifications

| PACKAGE |  | NO. OF PINS | CARRIER-TAPE WIDTH (mm) | $\begin{aligned} & \hline \text { POCKET } \\ & \text { PITCH } \\ & (\mathrm{mm}) \end{aligned}$ | QTY/REEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOIC | D | 14 | 16.00 | 8.00 | 2500 |
|  |  | 16 | 16.00 | 8.00 | 2500 |
|  | DW | 16 | 16.00 | 8.00/12.00 | 2000 |
|  |  | 20/24 | 24.00 | 12.00 | 2000 |
| SOT | DBV | 5 | 8.00 | 4.00 | 3000 |
|  | DCK | 5 | 8.00 | 4.00 | 3000 |
| SSOP | DB | 14/16 | 16.00 | 12.00 | 2000 |
|  |  | 20 | 16.00 | 12.00 | 2000 |
|  | DL | 48 | 32.00 | 16.00 | 1000 |
| TSSOP | DGG | 48 | 24.00 | 12.00 | 2000 |
|  | PW | 8 | 16.00 | 8.00 | 2000 |
|  |  | 14/16 | 16.00 | 8.00 | 2000 |
|  |  | 20 | 16.00 | 8.00 | 2000 |
| TVSOP | DGV | 14 | 16.00 | 8.00 | 2000 |
|  |  | 16 | 16.00 | 8.00 | 2000 |
|  |  | 20 | 16.00 | 8.00 | 2000 |
|  |  | 48 | 16.00 | 8.00 | 2000 |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions include mold flash or protrusion.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions include mold flash or protrusion.

DGG (R-PDSO-G**)
48 PIN Shown


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. The 24 and 48 pins falls within JEDEC MO-153 and the 14, 16, 20, and 56 pins falls within JEDEC MO-194.

48-PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-118

16 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013

FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL-STD-1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, and GDIP1-T20


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

14 PIN SHOWN


| PINS ${ }^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL-STD-1835 GDFP1-F16 and JEDEC MO-092AC


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL-STD-1835 GDFP2-F20


[^0]:    $\dagger$ All LVC devices in this data book are 5-V tolerant on the inputs. The bidirectional octals and Widebus ${ }^{\text {TM }}$ devices are also 5-V tolerant on the outputs.
    TI and Widebus are trademarks of Texas Instruments Incorporated.

[^1]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^2]:    $\ddagger$ This information was not available at the time of publication.
    § Skew between any two outputs of the same package switching in the same direction

[^3]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^4]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^5]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^6]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^7]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^8]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^9]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^10]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^11]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^12]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^13]:    $\ddagger$ This information was not available at the time of publication.

[^14]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^15]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^16]:    $\dagger$ This information was not available at the time of publication.

[^17]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^18]:    $\ddagger$ This information was not available at the time of publication.

[^19]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report,

[^20]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report,

[^21]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report,

[^22]:    $\ddagger$ This information was not available at the time of publication.

[^23]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^24]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report,

[^25]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^26]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^27]:    § This information was not available at the time of publication.

[^28]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^29]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^30]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^31]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^32]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^33]:    § This information was not available at the time of publication.

[^34]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^35]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^36]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^37]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^38]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^39]:    Voltage waverorms
    enable and disable times

[^40]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^41]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^42]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^43]:    IThis information was not available at the time of publication.

[^44]:    $\dagger$ This information was not available at the time of publication.

[^45]:    $\dagger$ This information was not available at the time of publication.

[^46]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^47]:    § This information was not available at the time of publication.

[^48]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^49]:    IThis information was not available at the time of publication.

[^50]:    $\dagger$ This information was not available at the time of publication.

[^51]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^52]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^53]:    $\ddagger$ This information was not available at the time of publication.

[^54]:    $\ddagger$ This information was not available at the time of publication.

[^55]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^56]:    NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^57]:    $\ddagger$ This information was not available at the time of publication.

[^58]:    NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^59]:    $\ddagger$ This information was not available at the time of publication.

[^60]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^61]:    NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^62]:    $\ddagger$ This information was not available at the time of publication.

[^63]:    NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^64]:    $\dagger$ This information was not available at the time of publication.

[^65]:    $\dagger$ This information was not available at the time of publication.

[^66]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

[^67]:    $\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
    NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
    2. This value is limited to 7 V maximum.
    3. The package thermal impedance is calculated in accordance with JESD 51.

[^68]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^69]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^70]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^71]:    NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^72]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^73]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^74]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^75]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^76]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^77]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.
    $\dagger$ Skew between any two outputs of the same package switching in the same direction

[^78]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^79]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^80]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.
    $\dagger$ Skew between any two outputs of the same package switching in the same direction

[^81]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.
    $\dagger$ Skew between any two outputs of the same package switching in the same direction

[^82]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.
    $\dagger$ Skew between any two outputs of the same package switching in the same direction

[^83]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.
    $\dagger$ Skew between any two outputs of the same package switching in the same direction

[^84]:    $\dagger$ All reeled material previously designated LE is reeled left embossed, but an R designator is used.

